DSpace at KOASAS
Browsing DSpace

Browse "EE-Conference Papers(학술회의논문)" by Author Ryu, C.

A to Z

All 0-9

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

or enter first few letters:

Showing results 9 to 13 of 13

9
High frequency electrical circuit model of chip-to-chip vertical via iterconnection for 3-D chip stacking package

Ryu, C.; Chung, D.; Lee, J.; Lee, K.; Oh, T.; Kim, Joungho, 14th Topical Meeting on Electrical Performance of Electronic Packaging 2005, v.2005, pp.151 - 154, 2005-10-24

10
High frequency electrical model of through wafer via for 3-D stacked chip packaging

Ryu, C.; Lee, J.; Lee, H.; Lee, K.; Oh, T.; Kim, Joungho, ESTC 2006 - 1st Electronics Systemintegration Technology Conference, pp.215 - 220, IEEE, 2006-09-05

11
Implementation of low jitter clock distribution using chip-package hybrid interconnection

Ryu, C.; Chung, D.; Bae, K.; Yu, J.; Kim, Joungho, IEEE 13th Topical Meeting on Electrical Performance of Electronic Packaging, pp.291 - 294, IEEE, 2004-10-25

12
Jitter suppressed on-chip clock distribution using package plane cavity resonance

Lee, W.; Ryu, C.; Park, J.; Kim, Joungho, 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, APEMC 2008, pp.427 - 430, IEEE, 2008-05-19

13
Wideband low power distribution network impedance of high chip density package using 3-D stacked through silicon vias

Pak, J.S.; Ryu, C.; Kim, J.; Shim, Y.; Kim, G.; Kim, Joungho, 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, APEMC 2008, pp.351 - 354, IEEE, 2008-05-19

Discover

rss_1.0 rss_2.0 atom_1.0