AUTOMATIC VERIFICATION; REACHABILITY ANALYSIS; TEMPORAL LOGIC
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.24, no.2, pp.129 - 140
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.