A Delta-Readout Scheme for Low-Power CMOS Image Sensors With Multi-Column-Parallel SAR ADCs

Cited 21 time in webofscience Cited 0 time in scopus
  • Hit : 312
  • Download : 0
This paper presents a power-saving readout scheme for CMOS image sensors (CISs) that utilizes the image properties. The proposed delta-readout (Delta-readout) scheme reads the signal difference between two pixels located next to each other (Delta(pixel)) by utilizing the most significant bits (MSBs) information of the previous pixel. By effectively reducing the dynamic range of the signal, compensated by the Delta-window checking, the proposed Delta-readout scheme can reduce the effective number of decision cycles in a successive-approximation register (SAR) analog-to-digital converter (ADC) and reduce the power consumption while preserving the ADC performance. A prototype QQVGA CIS with ten 10-bit SAR ADCs in a multi-column-parallel (MCP) configuration was fabricated in a 0.18 mu m 1P4M CIS process with a 4.4 mu m pixel pitch, where each single ADC occupies an area of 70 mu m x 500 mu m. The measurement results of the implemented prototype CIS showed a maximum power-saving of 26% with a figure-of-merit (FoM) for ADC of 15 fJ/conversion-step
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2016-10
Language
English
Article Type
Article
Keywords

DIGITAL ERROR-CORRECTION; 10-B; ARRAY; DAC

Citation

IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.51, no.10, pp.2262 - 2273

ISSN
0018-9200
DOI
10.1109/JSSC.2016.2581819
URI
http://hdl.handle.net/10203/214236
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 21 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0