학위논문(석사) - 한국과학기술원 : 전기및전자공학과, 2014.8, [ iv, 43 p. ]
clock gating; 설계 지침; 플로어플래닝; 클락 메쉬; 게이팅 계층; 클락 게이팅; gating hierarchy; clock mesh; floorplanning; design guideline
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.