DSpace at KOASAS

Researcher Page

사진
Shin, Youngsoo (신영수)
교수, (전기및전자공학부)

http://dtlab.kaist.ac.kr/

Research Area
VLSI CAD, Low-power, DFM (Design for Manufacturability), Computational Lithography, Neuromorphic circuit
Co-researchers
    Similar researchers

    Keyword Cloud

    Reload 더보기
    NO Title, Author(s) (Publication Title, Volume Issue, Page, Issue Date)
    1
    Routability Optimization of Extreme Aspect Ratio Design Through Non-Uniform Placement Utilization and Selective Flip-Flop Stacking

    Hyun, Daijoon; Koh, Sunwha; Jung, Younggwang; et al, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.28, no.4, pp.1 - 19, 2023-05

    2
    Airgap Insertion and Layer Reassignment under Setup and Hold Timing Constraints

    Hyun, Daijoon; Jung, Younggwang; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.42, no.3, pp.987 - 999, 2023-03

    3
    Integrated Test Pattern Extraction and Generation for Accurate Lithography Modeling

    Cho, Gangmin; Kwon, Yonghwi; Kareem, Pervaiz; et al, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, v.35, no.3, pp.495 - 503, 2022-08

    4
    Optical Proximity Correction Using Bidirectional Recurrent Neural Network With Attention Mechanism

    Kwon, Yonghwi; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, v.34, no.2, pp.168 - 176, 2021-05

    5
    Computational lithography using machine learning models

    Shin, Youngsooresearcher, IPSJ Transactions on System LSI Design Methodology, v.14, pp.2 - 10, 2021-02

    6
    Synthesis of Lithography Test Patterns Using Machine Learning Model

    Kareem, Pervaiz; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, v.34, no.1, pp.49 - 57, 2021-02

    7
    Layout Pattern Synthesis for Lithography Optimizations

    Kareem, Pervaiz; Kwon, Yonghwi; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, v.33, no.2, pp.283 - 290, 2020-05

    8
    Selective use of stitch-induced via for V0 mask reduction: standard cell design and placement optimization

    Hyun, Dai Joon; Jung, Younggwang; Shin, Youngsooresearcher, IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, v.E102.A, no.12, pp.1711 - 1719, 2019-12

    9
    Cut optimization for redundant via insertion in self-aligned double patterning

    Song, Youngsoo; Hyun, Daijoon; Lee, Jingon; et al, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.24, no.6, pp.61:1 - 61:21, 2019-09

    10
    Neural network classifier-based OPC with imbalanced training data

    Choi, Suhyeong; Shim, Seongbo; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.38, no.5, pp.938 - 948, 2019-05

    11
    Integrated approach of airgap insertion for circuit timing optimization

    Hyun, Daijoon; Shin, Youngsooresearcher, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.24, no.2, pp.24:1 - 24:22, 2019-03

    12
    Integrated latch placement and cloning for timing optimization

    Jung, Jinwook; Nam, Gi-Joon; Chung, Woohyun; et al, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.24, no.2, pp.22:1 - 22:17, 2019-03

    13
    OWARU: free space-aware timing-driven incremental placement with critical path smoothing

    Jung, Jinwook; Nam, Gijoon; Reddy, Lakshmi; et al, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.37, no.9, pp.1825 - 1838, 2018-09

    14
    Electrothermal Analysis With Nonconvective Boundary Conditions

    Choi, Suhyeong; Shim, Seongbo; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.65, no.8, pp.1044 - 1048, 2018-08

    15
    Folded circuit synthesis: min-area logic synthesis using dual-edge-triggered flip-flops

    Han, Inhak; Shin, Youngsooresearcher, ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.23, no.5, pp.61:1 - 61:21, 2018-08

    16
    Recap of the 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)

    Shin, Youngsooresearcher, IEEE DESIGN & TEST, v.35, no.3, pp.100 - 101, 2018-05

    17
    Memory-efficient parametric semi-global matching

    Lee, Yeong Min; Park, Min Gyu; Hwang, Youngbae; et al, IEEE SIGNAL PROCESSING LETTERS, v.25, no.2, pp.194 - 198, 2018-02

    18
    Module grouping to reduce the area of test wrappers in SoCs

    Kim, Sang-Min; Shin, Youngsooresearcher, INTEGRATION-THE VLSI JOURNAL, v.60, pp.39 - 47, 2018-01

    19
    Fast Verification of Guide-Patterns for Directed Self-Assembly Lithography

    Shim, Seongbo; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.36, no.9, pp.1522 - 1531, 2017-09

    20
    Machine Learning-Guided Etch Proximity Correction

    Shim, Seongbo; Shin, Youngsooresearcher, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, v.30, no.1, pp.1 - 7, 2017-02
    Load more items
    Loading...

    rss_1.0 rss_2.0 atom_1.0