Formal verification of consistency between feature model and software architecture in software product line

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 364
  • Download : 48
During software development process, software artifacts are produced. Consistency among these artifacts should be verified to ensure error-free product. In software product line development, consistency becomes more important because commonalities and variabilities increase the complexity of relationship among artifacts. In this paper, we present a formal approach to verification of consistency between feature model and component and connector view of software architecture. By utilizing prototype verification system (PVS), we introduce our model of feature description and architecture description, and illustrate the consistency verification approach using a digital watch product line example.
Publisher
IEEE
Issue Date
2007-08-25
Language
English
Citation

International Conference on Software Engineering Advances(ICSEA 2007)

URI
http://hdl.handle.net/10203/195416
Appears in Collection
CS-Conference Papers(학술회의논문)

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0