Researcher Page

사진
Park, In-Cheol (박인철)
교수, (전기및전자공학부)
Co-researchers
    Similar researchers

    Keyword Cloud

    Reload 더보기
    NO Title, Author(s) (Publication Title, Volume Issue, Page, Issue Date)
    1
    A CNN Inference Accelerator on FPGA with Compression and Layer-Chaining Techniques for Style Transfer Applications

    Kim, Suchang; Jang, Boseon; Lee, Jaeyoung; et al, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.70, no.4, pp.1591 - 1604, 2023-04

    2
    High-Speed Counter with Novel LFSR State Extension

    Bae, Hyungjoon; Hyun, Yujin; Kim, Suchang; et al, IEEE TRANSACTIONS ON COMPUTERS, v.72, no.3, pp.893 - 899, 2023-03

    3
    In Situ Multi-Bit Decision for Successive Cancellation List Decoding of Polar Codes

    Park, Jaehyeon; Lee, Jaeyoung; Park, In-Cheol, IEEE ACCESS, v.10, pp.86943 - 86952, 2022-08

    4
    Multi-Mode QC-LDPC Decoding Architecture With Novel Memory Access Scheduling for 5G New-Radio Standard

    Lee, Seongjin; Park, Sangsoo; Jang, Boseon; et al, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.69, no.5, pp.2035 - 2048, 2022-05

    5
    Interleaved Local Sorting for Successive Cancellation List Decoding of Polar Codes

    Kim, Wooyoung; Hyun, Yujin; Lee, Jaeyoung; et al, IEEE ACCESS, v.9, pp.128623 - 128632, 2021-09

    6
    Constant-Time Synchronous Binary Counter With Minimal Clock Period

    Hyun, Yujin; Park, In-Cheol, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.68, no.7, pp.2645 - 2649, 2021-07

    7
    Real-Time SSDLite Object Detection on FPGA

    Suchang Kim; Na, Seungho; Kong, Byeong Yong; et al, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.29, no.6, pp.1192 - 1205, 2021-06

    8
    Hybrid Convolution Architecture for Energy-Efficient Deep Neural Network Processing

    Kim, Suchang; Jo, Jihyuck; Park, In-Cheol, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.68, no.5, pp.2017 - 2029, 2021-05

    9
    Large-Small Sorting for Successive Cancellation List Decoding of Polar Codes

    Lee, Kyungpil; Park, In-Cheol, IEEE ACCESS, v.8, pp.96955 - 96962, 2020-05

    10
    Retrain-Less Weight Quantization for Multiplier-Less Convolutional Neural Networks

    Choi, Jaewoong; Kong, Byeong Yong; Park, In-Cheol, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.67, no.3, pp.972 - 982, 2020-03

    11
    A 120-mW 0.16-ms-Latency Connectivity-Scalable Multiuser Detector for Interleave Division Multiple Access

    Kong, Byeong Yong; Park, In-Cheol, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.67, no.3, pp.470 - 474, 2020-03

    12
    A Low-Latency Multi-Touch Detector Based on Concurrent Processing of Redesigned Overlap Split and Connected Component Analysis

    Kong, Byeong Yong; Lee, Jooseung; Park, In-Cheol, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.67, no.1, pp.166 - 176, 2020-01

    13
    Energy-Efficient Symmetric BC-BCH Decoder Architecture for Mobile Storages

    Hwang, Seokha; Moon, Seungsik; Jung, Jaehwan; et al, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-I: REGULAR PAPERS, v.66, no.11, pp.4462 - 4475, 2019-11

    14
    Modified Viterbi Scoring for HMM-Based Speech Recognition

    Jo, Jihyuck; Kim, Han-Gyu; Park, In-Cheol; et al, INTELLIGENT AUTOMATION AND SOFT COMPUTING, v.25, no.2, pp.351 - 358, 2019-06

    15
    Energy-efficient Convolution Architecture Based on Rescheduled Dataflow

    Jo, Jihyuck; Kim, Suchang; Park, In-Cheol, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.65, no.12, pp.4196 - 4207, 2018-12

    16
    A Memory-Efficient IDMA Architecture Based on On-the-Fly Despreading

    Kong, Byeong Yong; Park, In-Cheol, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.53, no.11, pp.3327 - 3337, 2018-11

    17
    Area-optimized Syndrome Calculation for ReedSolomon Decoder

    Lee, Youngjoo; Park, In-Cheol; Yoo, Hoyoung, JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.18, no.5, pp.609 - 615, 2018-10

    18
    Hybrid Sorting Architecture for Low-latency Successive Cancellation List Decoding of Polar Codes

    Kong, Byeong Yong; Park, In-Cheol, JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.18, no.5, pp.593 - 601, 2018-10

    19
    A Fast Successive Cancellation List Decoder for Polar Codes With an Early Stopping Criterion

    Kim, Daesung; Park, In-Cheol, IEEE TRANSACTIONS ON SIGNAL PROCESSING, v.66, no.18, pp.4971 - 4979, 2018-09

    20
    Fast Low-Complexity Triple-Error-Correcting BCH Decoding Architecture

    Kim, Daesung; Yoo, Injae; Park, In-Cheol, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.65, no.6, pp.764 - 768, 2018-06

    Load more items
    Loading...

    rss_1.0 rss_2.0 atom_1.0