A Spread Spectrum Clock Generator for DisplayPort Main Link

Cited 14 time in webofscience Cited 0 time in scopus
  • Hit : 384
  • Download : 0
This brief presents a spread spectrum clock generator (SSCG) with a process variation compensator for DisplayPort main link. The process variation compensator reduces the error of spread ratio and guarantees reliable operation of an SSCG. The test chip has been implemented in 0.18-mu m complementary metal-oxide-semiconductor process. The SSCG supports 10-phase 270- and 162-MHz clocks. The phase noise of an output clock at 270 MHz without spread spectrum clocking is -97.7 and -120.4 dBc/Hz at 1- and 10-MHz offset, respectively. The peak reduction is 8.75 dBm, and the spread ratio of 5000 ppm is achieved with a process variation compensator.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2011-06
Language
English
Article Type
Article
Keywords

MODULATION; VCO

Citation

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.58, no.6, pp.361 - 365

ISSN
1549-7747
URI
http://hdl.handle.net/10203/99836
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 14 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0