A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications

Cited 106 time in webofscience Cited 0 time in scopus
  • Hit : 412
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorPark, Chanikko
dc.contributor.authorCheon, Wonmoonko
dc.contributor.authorKang, Jeongukko
dc.contributor.authorRoh, Kanghoko
dc.contributor.authorCho, Wonheeko
dc.contributor.authorKim, Jin-Sooko
dc.date.accessioned2013-03-06T21:19:09Z-
dc.date.available2013-03-06T21:19:09Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2008-07-
dc.identifier.citationACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, v.7, no.4-
dc.identifier.issn1539-9087-
dc.identifier.urihttp://hdl.handle.net/10203/88495-
dc.description.abstractIn this article, a novel FTL (flash translation layer) architecture is proposed for NAND flash-based applications such as MP3 players, DSCs (digital still cameras) and SSDs (solid- state drives). Although the basic function of an FTL is to translate a logical sector address to a physical sector address in flash memory, efficient algorithms of an FTL have a significant impact on performance as well as the lifetime. After the dominant parameters that affect the performance and endurance are categorized, the design space of the FTL architecture is explored based on a diverse workload analysis. With the proposed FTL architectural framework, it is possible to decide which configuration of FTL mapping parameters yields the best performance, depending on the differing characteristics of various NAND flash-based applications.-
dc.languageEnglish-
dc.publisherASSOC COMPUTING MACHINERY-
dc.titleA reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications-
dc.typeArticle-
dc.identifier.wosid000259432400002-
dc.identifier.scopusid2-s2.0-49449099545-
dc.type.rimsART-
dc.citation.volume7-
dc.citation.issue4-
dc.citation.publicationnameACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS-
dc.identifier.doi10.1145/1376804.1376806-
dc.contributor.localauthorKim, Jin-Soo-
dc.contributor.nonIdAuthorPark, Chanik-
dc.contributor.nonIdAuthorCheon, Wonmoon-
dc.contributor.nonIdAuthorKang, Jeonguk-
dc.contributor.nonIdAuthorRoh, Kangho-
dc.contributor.nonIdAuthorCho, Wonhee-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorflash memory-
dc.subject.keywordAuthorFTL-
dc.subject.keywordAuthorreconfigurable architecture-
dc.subject.keywordAuthorperformance analysis-
Appears in Collection
RIMS Journal Papers
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 106 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0