DC Field | Value | Language |
---|---|---|
dc.contributor.author | Seo, J | ko |
dc.contributor.author | Kim, Taewhan | ko |
dc.contributor.author | Panda, PR | ko |
dc.date.accessioned | 2013-03-03T22:52:20Z | - |
dc.date.available | 2013-03-03T22:52:20Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2003-10 | - |
dc.identifier.citation | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.11, no.5, pp.928 - 938 | - |
dc.identifier.issn | 1063-8210 | - |
dc.identifier.uri | http://hdl.handle.net/10203/80803 | - |
dc.description.abstract | With the increasing design complexity and performance requirement, data arrays in behavioral specification are usually mapped to memories in behavioral synthesis. This paper describes a new algorithm that overcomes two limitations of the previous works on the problem of memory-allocation and array-mapping to memories. Specifically, its key features are a tight link to the scheduling effect, which was totally or partially ignored by the existing memory synthesis systems, and supporting nonuniform access speeds among the ports of memories, which greatly diversify the possible (practical) memory configurations. Experimental data on a set of benchmark filter designs are provided to show the effectiveness of the proposed exploration strategy in finding globally best memory configurations. | - |
dc.language | English | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | SYSTEMS | - |
dc.title | Memory allocation and mapping in high-level synthesis - An integrated approach | - |
dc.type | Article | - |
dc.identifier.wosid | 000185717000019 | - |
dc.type.rims | ART | - |
dc.citation.volume | 11 | - |
dc.citation.issue | 5 | - |
dc.citation.beginningpage | 928 | - |
dc.citation.endingpage | 938 | - |
dc.citation.publicationname | IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | - |
dc.identifier.doi | 10.1109/TVLSI.2003.817116 | - |
dc.contributor.localauthor | Kim, Taewhan | - |
dc.contributor.nonIdAuthor | Seo, J | - |
dc.contributor.nonIdAuthor | Panda, PR | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | high-level synthesis | - |
dc.subject.keywordAuthor | memory allocation | - |
dc.subject.keywordAuthor | memory mapping | - |
dc.subject.keywordPlus | SYSTEMS | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.