Low power clock generator based on area-reduced interleaved synchronous mirror delay

Abstract

A new interleaved synchronous mirror delay (SMD) is proposed to reduce circuit size. In addition. the proposed interleaved SMD solves the polarity problem with just One extra inverter, Simulation results show that about 30% power reduction and 40% area reduction are achieved in the proposed interleaved SMD.