COFACTOR PACKING ALGORITHM FOR LOOKUP-TABLE BASED FIELD-PROGRAMMABLE GATE ARRAYS

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 303
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorPARK, SSko
dc.contributor.authorLEE, YHko
dc.contributor.authorHWANG, SHko
dc.contributor.authorKyung, Chong-Minko
dc.date.accessioned2013-02-25T01:20:36Z-
dc.date.available2013-02-25T01:20:36Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued1994-07-
dc.identifier.citationELECTRONICS LETTERS, v.30, no.15, pp.1207 - 1209-
dc.identifier.issn0013-5194-
dc.identifier.urihttp://hdl.handle.net/10203/58717-
dc.description.abstractThe authors present a new technology mapping algorithm for an LUT-based FPGA. Decomposition of a Boolean network is formulated as an algebraic cofactoring, and the technology mapping is performed by cofactor packing. Experimental results show that the proposed method decomposes infeasible nodes in a shorter CPU time with more than 10% reduced number of nodes compared with previous decomposition methods.-
dc.languageEnglish-
dc.publisherIEE-INST ELEC ENG-
dc.titleCOFACTOR PACKING ALGORITHM FOR LOOKUP-TABLE BASED FIELD-PROGRAMMABLE GATE ARRAYS-
dc.typeArticle-
dc.identifier.wosidA1994PA87100012-
dc.type.rimsART-
dc.citation.volume30-
dc.citation.issue15-
dc.citation.beginningpage1207-
dc.citation.endingpage1209-
dc.citation.publicationnameELECTRONICS LETTERS-
dc.contributor.localauthorHWANG, SH-
dc.contributor.localauthorKyung, Chong-Min-
dc.contributor.nonIdAuthorPARK, SS-
dc.contributor.nonIdAuthorLEE, YH-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorPROGRAMMABLE LOGIC ARRAYS-
dc.subject.keywordAuthorALGORITHM THEORY-
Appears in Collection
RIMS Journal PapersEE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0