Browse "EE-Conference Papers(학술회의논문)" by Author Kyung, Chong-Min
Showing results 1 to 60 of 247
| 1.8mW, hybrid-pipelined H.264/AVC decoder for mobile devices Na, S.; Hwangbo, W.; Kim, J.; Lee, S.; Kyung, Chong-Min, 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC, pp.192 - 195, 2007-11-12 |
| 3D Geometry Graphics System Using Deferred Primitive Rendering with VLIW Geometry Processor Kyung, Chong-Min; Nam, S.J.; Kwon, Y.S.; Lee, J.H.; Im, Y.H., International Conference on Consumer Electronics(ICCE), 2000-06 |
| 3D Graphics System with VLIW Processor for Geometry Acceleration Kyung, Chong-Min; Jeon, Y.W.; Kwon, Y.S.; Im, Y.H.; Lee, J.H.; Nam, S.J.; Kim, B.W., IEEE Asia Pacific Conference on ASICs(AP-ASIC'2000), pp.367 - 370, 2000-08 |
| 3D-stacked L2 Cache Configuration for DVFS-enabled Processor to Minimize Overall Energy Consumption Kyung, Chong-Min, International Conference on Convergence and Hybrid Information Technology(ICHIT), International Conference on Convergence and Hybrid Information Technology(ICHIT), 2010 |
| A Floorplan-based Planning Methodology for Power and Clock Distribution in ASICs Kyung, Chong-Min; Yim, J.S., 36th Design Automation Conference(DAC), pp.766 - 771, 1999-06 |
| A Compiled-code Simulator with Reduced Edge Evaluation Yang, W.S.; Park, In-Cheol; Kyung, Chong-Min, APCHDL'98, pp.107 - 110, 1998-07 |
| A Double Structured Adaptive Finite Element Method for Semiconductor Device Analysis Kyung, Chong-Min; Choi, K.; Han, M.K.; Hahn, S.Y., The 3rd Biennial IEEE Conference on Electromagnetic Field Computation, 1988-12 |
| A fast CABAC rate estimator for H.264/AVC mode decision Hahm, J.; Kim, J.; Kyung, Chong-Min, 2009 IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2009, pp.929 - 932, IEEE Signal Processing Society, 2009-04-19 |
| A Fast Heuristic for Optimal CMOS Functional Cell Layout Generation Kyung, Chong-Min; Kwon, Y.J., International Symposium on Circuits and Systems, 1988-06 |
| A Fast Sine/Cosine Generator with Pipelined CORDIC and Table Lookup Method Shin, M.C.; Park, B.I.; Park, In-Cheol; Kyung, Chong-Min, '98 ASIC ON PROCEEDINGS, pp.281 - 284, 1998-10 |
| A Floorplanning Using Rectangular Voronoi Digranm and force-Directed Block shaping Kyung, Chong-Min; Choi, S.G., ICCAD-1991, 1991-04 |
| A Global router Using Simulated Annealing Applicable to Power and Ground Router Kyung, Chong-Min; Choi, S.G., Joint Technical Conference on Circuits/Systems, Computers and Communications, 1988-11 |
| A Graph Matching Algorithm for Circuit Partitioning and Placement in Rectilinear Region and Nonplanar Surface Park, In-Cheol; Kyung, Chong-Min, Joint Technical Conference on Circuits/Systems, Computers and Communications, pp.182 - 186, 대한전자공학회, 1988 |
| A Hardware Accelerator for Phong Illumination Model in 3-Dimentional Grahpics Kwon, Y.S.; Park, In-Cheol; Kyung, Chong-Min, HUMANTECH, pp.277 - 285, 1999 |
| A hardware accelerator for real time sliding window based pedestrian detection on high resolution images Khan, Asim; Khan, Muhammad Umar Karim; Bilal, Muhammad; Kyung, Chong-Min, 23rd IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2015, pp.46 - 66, Springer New York LLC, 2015-10 |
| A Hardware Accelerator for Scanline Interpolation and Hidden Surface Removal Kyung, Chong-Min; Eo, K.S.; Kim, S.S., International Conference on VLSI, 1989-08 |
| A Hardware Accelerator for the Specular Intensity of Phong Illumination Model in 3-Dimensional Kwon, Y. S.; Park, In-Cheol; Kyung, Chong-Min, ASP-DAC'2000, pp.559 - 564, 2000-01 |
| A Heuristic Algorithm for Minimal Area CMOS Cell Layout Kyung, Chong-Min; Kwon, Y.J., Proceedings of 1987 Joint Technical Conference on Circuits and Systems, pp.111 - 116, 1987-07 |
| A high-performance 2-D inverse transform architecture for the H.264/AVC decoder Hwangbo, W.; Kim, J.; Kyung, Chong-Min, 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007, pp.1613 - 1616, 2007-05-27 |
| A Hybrid Shadow testing Scheme During Ray Tracing Kyung, Chong-Min; Eo, K.S.; Choi, H.K., Joint Technical Conference on Circuits/Systems, Computers and Communications, 1988-11 |
| A Hybrid Shadow Testing Scheme during Ray Tracing Eo, Kil Su; Kyung, Chong-Min, International Computer Symposium, ICS 88, 1988-12 |
| A lossless embedded compression algorithm for high definition video coding Kim, J.; Kim, J.; Kyung, Chong-Min, 2009 IEEE International Conference on Multimedia and Expo, ICME 2009, pp.193 - 196, 123, 2009-06-28 |
| A low cost single-pass fractional motion estimation architecture using bit clipping for H.264 video codec Kim, G.; Kim, J.; Kyung, Chong-Min, 2010 IEEE International Conference on Multimedia and Expo, ICME 2010, pp.661 - 666, IEEE, 2010-07-19 |
| A low error add and shift-based efficient implementation of base-2 logarithm Kareem, Pervaiz; Naqvi, Syed Rameez; Kyung, Chong-Min, 2017 International Conference on Electrical Engineering, ICEE 2017, Institute of Electrical and Electronics Engineers Inc., 2017-11-13 |
| A low-energy video event data recorder using dual image/video codec Jung, Jongpil; Kyung, Chong-Min; Lim, Jinyeon; Lee, Seung Han; Lee, Jungeon; Yang, Jin young, 11th IEEE International Conference on Advanced Video and Signal Based Surveillance(AVSS2014), pp.277 - 282, IEEE Signal Processing Society and IEEE Computer Society, 2014-08-29 |
| A low-power deblocking filter architecture for H.264 advanced video coding Kim, J.; Na, S.; Kyung, Chong-Min, 2007 IFIP International Conference on Very Large Scale Integration, VLSI-SoC, pp.190 - 193, 123, 2007-10-15 |
| A multi-layer motion estimation scheme for spatial scalability in H.264/AVC scalable extension Na, S.; Kyung, Chong-Min, 2009 IEEE International Conference on Multimedia and Expo, ICME 2009, pp.69 - 72, 123, 2009-06-28 |
| A Multi-Threading MPEG Processor with Variable Issue Modes Yang, W.S.; Kim, H.S.; Park, In-Cheol; Shin, M.C.; Kyung, Chong-Min, International Conference on VLSI and CAD(ICVC'99), pp.545 - 548, 1999-10 |
| A New Design Rule Checker Based on Corner Checking and Bit Mapping Kyung, Chong-Min; Eo, K.S., International Symposium on Circuits and Systems, pp.1289 - 1292, 1985-06 |
| A New Floorplanning Algorithm Using Force-Directed Block Shaping Kyung, Chong-Min; Choi, S.G., JTC-CSCC91, 1991-07 |
| A New Layout Scheme for Macro Cells Kyung, Chong-Min; Lee, P.H., International Conference on VLSI and CAD, 1991-10 |
| A New Parallel Hardware Architecture for Fast Polygon Rendering Kyung, Chong-Min; Bae, S.O.; Song, G.S., Joint Technical Conference on Circuits/Systems, Computers and Communications, 1990-12 |
| A New Pin Assignment Algorithm for Building Block Layout Kyung, Chong-Min; Choi, S.G., JTC-CSCC, 1992-07 |
| A new RTL debugging methodology in FPGA-based verification platform Yang, S.; Shim, H.; Yang, W.; Kyung, Chong-Min, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits, pp.180 - 183, 2004-08-04 |
| A New Single-Clock Flip-Flop for Half-Swing Clocking Kwon, Y.S.; Park, B.I.; Park, In-Cheol; Kyung, Chong-Min, ASP-DAC'99, pp.117 - 120, ASP-DAC, 1999-01 |
| A New State Encoding Algorithm by the Construction of Hypercube Kyung, Chong-Min; Park, S.S., International Conference on VLSI and CAD, 1993-11 |
| A Novel Bus Interface and Motion Compensation Architecture for H.264/AVC with Reduced Memory Access Kyung, Chong-Min; Kim, Jaemoon; Hwangbo, Woong, 제16회 한국반도체학술대회(KCS), 2009 |
| A P-Channel Schottky-Clamped MOSFET Utilizing Boron-Doped Sidewall Oxide Kim, Choong Ki; Kyung, Chong-Min; Oh, C.S., International Symposium on VLSI Technology,Systems and Applications, pp.250 - 253, 1985-05 |
| A prediction packetizing scheme for reducing channel traffic in transaction-level hardware/software co-emulation Lee, J.-G.; Chung, M.-K.; Ahn, K.-Y.; Lee, S.-H.; Kyung, Chong-Min, Design, Automation and Test in Europe, DATE '05, pp.384 - 389, DATE '05, 2005-03-07 |
| A Regular Layout Structured Multiplier Based on Weighted Carry-Save Adders Park, B.I.; Park, In-Cheol; Kyung, Chong-Min, ICCD'99(International Conference on Computer Design), pp.243 - 248, 1999-10 |
| A Relaxation-and-Reduction Algorithm for Optimal Transistor Sizing Kyung, Chong-Min; Kwon, Y.J., International Conference on VLSI and CAD, 1991-10 |
| A Router for Symmetrical FPGA Based on Exact Routing DEnsity Evaluation Kim, Taewhan; Kyung, Chong-Min; Eum, Nak-Woong, IEEE International Conference on Computer-Aided Design, pp.137 - 143, 2001-11 |
| A solar energy harvesting system for a portable compact LED lamp Hyun, Ji Hoon; Ha, Dong Sam; Han, Daniel Daeick; Kyung, Chong-Min, 41st Annual Conference of the IEEE Industrial Electronics Society, IECON 2015, pp.1616 - 1621, Institute of Electrical and Electronics Engineers Inc., 2015-11 |
| A Two-Dimensional Geometry Processor for DRC Applications Kyung, Chong-Min; Eo, K.S., 1987 IEEE Region 10 Conference, pp.266 - 270, 1987-08 |
| ACCENT : A CISC-Type Configurable Processor Core Chang, Y.S.; Park, B.I.; Yang, W.S.; Oh, H.S.; Park, In-Cheol; Kyung, Chong-Min, '98 ASIC ON PROCEEDINGS, pp.195 - 198, 1998-10 |
| Adaptive Cluster Growth(ACG) : A New algorithm for Circuit Packing in Rectilinear Region Kyung, Chong-Min; Widder, J.; Mlynski, D.A., European Design Automation Conference, 1990-03 |
| Adaptive Communication Buffer Resizing towards Energy Consumption Optimization in Wireless Video Sensor Networks Choi, Kangu; Kyung, Chong-Min; Lee, Kang, The 8th Internaltional Conference on Internet (ICONI 2016), pp.235 - 241, ICONI, 2016-12-17 |
| Adaptive Prediction and Rollback Scheme for Synchronizing Simulator and Accelerator for mixed-level Simulation Kyung, Chong-Min; Lee, Jae-Gon; Shim, Heejun, IFIP VLSI-SoC Conference, 2005 |
| Advanced Techniques for Multiprocessor Simulation Kyung, Chong-Min; Chung, Moo-Kyoung, International SoC Design Conference(ISOCC) 2004, pp.388 - 391, 2004-10 |
| Algorithms for Finding Optimal Module Orientations in Macro Cell Placement Kyung, Chong-Min; Jeong, J.C.; Kim, S.S., International Conference on VlSi and CAD, 1991-10 |
| An 0(n)-time Standard Cell Placement Algorithm Using Constained Multi-Stage Graph Model Kyung, Chong-Min; Cho, H.G., International Symposium on Circuits and Systems, 1988-06 |
| An 0(n3logn)-Heuristic for Microcode Bit Optimization Kyung, Chong-Min; Hong, S.K.; Park, I.C., International Conference on Computer-Aided Design, pp.180 - 183, 1990-11 |
| An Accurate Evaluation of Routing Density for Symmetrical FPGAs Kim, Taewhan; Kyung, Chong-Min; Eum, Nak-Woong, ACM Great Lakes Symposium on VLSI (GLSVLSI), pp.51 - 55, 2001-03 |
| An Analytic Approach to Three Layer Channel Routing Kyung, Chong-Min; Lee, P.H., APCCAS, 1992 |
| An analytical dynamic scaling of supply voltage and body bias exploiting memory stall time variation Kim, J.; Lee, Y.; Yoo, S.; Kyung, Chong-Min, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010, pp.575 - 580, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010, 2010-01-18 |
| An early block type decision method for intra prediction in H.264/AVC Do, J.; Na, S.; Kyung, Chong-Min, 2009 IEEE Workshop on Signal Processing Systems, SiPS 2009, pp.97 - 101, 2009-10-07 |
| An Efficient Algorithm for Optimal PLA Folding Kyung, Chong-Min; Yang, Y.Y., Joint Technical Conference on Circuits/Systems, Computers and Communications, 1988-11 |
| An Efficient Algorithm for Optimal PLA Folding Kyung, Chong-Min; Yang, Y.Y., International Symposium on Circuits and Systems, 1989-05 |
| An Efficient Approach to Functional Verification of Complex Processors Lee, S.J.; Won, N.R.; Cho, H.C.; Park, B.I.; Chang, Y.S.; Park, S.I.; Park, In-Cheol; et al, International Conference on Chip Technology, 1998-04 |
| An Efficient Collision Detection Algorithm for Computer Animation Kyung, Chong-Min; Choi, H.K.; Kim, H.J., JTC-CSCC91, 1991-07 |
Discover
Type
- 107 Article
- 8 Book
- 22,817 Conference
Date issued
- 2,130 2020 - 2024
- 8,146 2010 - 2019
- 7,999 2000 - 2009
- 3,741 1990 - 1999
- 870 1980 - 1989