Showing results 12 to 13 of 13
Jitter suppressed on-chip clock distribution using package plane cavity resonance Lee, W.; Ryu, C.; Park, J.; Kim, Joungho, 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, APEMC 2008, pp.427 - 430, IEEE, 2008-05-19 |
Wideband low power distribution network impedance of high chip density package using 3-D stacked through silicon vias Pak, J.S.; Ryu, C.; Kim, J.; Shim, Y.; Kim, G.; Kim, Joungho, 2008 Asia-Pacific Symposium on Electromagnetic Compatibility and 19th International Zurich Symposium on Electromagnetic Compatibility, APEMC 2008, pp.351 - 354, IEEE, 2008-05-19 |
Discover