(A) software defined radio transceiver architecture and algorithm for WCDMA applicationWCDMA에 적용하기 위한 Software Defined Radio 송수신기 구조 및 알고리듬

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 380
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorHong, Song-Cheol-
dc.contributor.advisor홍성철-
dc.contributor.authorLim, Jae-Sang-
dc.contributor.author임제상-
dc.date.accessioned2011-12-14-
dc.date.available2011-12-14-
dc.date.issued2005-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=244900&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/35281-
dc.description학위논문(박사) - 한국과학기술원 : 전기및전자공학전공, 2005.2, [ viii, 114 p. ]-
dc.description.abstractThis thesis describes a Software Defined Radio (SDR) transceiver architecture and algorithm for WCDMA applications. SDR technology is characterized to use programmable hardware and reconfiguable software packages. Big differences with conventional transceiver are treating a wide range of frequency and wide bandwidth for analog part, and design of IF mixer with software technology. This thesis also includes a phase noise analysis for VCO design and a design of CMOS WCDMA transmitter. Motivation is that highly integrated RF circuitry is required to design competitive mobile handsets. The RF front-end for mobile handset consists of transmitter section, receiver section, and frequency synthesis section. Recently all of these sections are studied to design with CMOS technology and SDR technology, which can provide re-useability for hardware and multi-mode operation with software reconfiguration. VCO is most critical component for frequency synthesis. A phase noise analysis is important to design it with low phase noise characteristics. For a RF transmitter design, it’s architecture and target specifications for functional blocks should be decided. These can be decided through a studying of system requirements, design considerations for linearity and gain control with a linear-in-dB characteristic. For the receiver section, SDR Technology is adopted. The proposed receiver architecture is consisted of the relative simple analog part, the 80 Msamples/sec 10 bit ADC and the IQ demodulator. Goals of this thesis are to propose a SDR architecture and algorithm, and implementing with IF band sampling ADC and IQ demodulator for multi-mode WCDMA receiver. A design method for low noise CMOS VCO and a design for CMOS WCDMA transmitter are included. Conclusively, the proposed SDR architecture and algorithm can be adopted to design for an efficient multi mode CMOS WCDMA transceiver, because the IQ demodulator shows less than 0.5 dB implementation loss in QPSK mode, 0.6 and 1.0 d...eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectSoftware Defined Radio-
dc.subjectWCDMA-
dc.subjectWCDMA-
dc.subject소프트웨어 디파인드 라디오-
dc.title(A) software defined radio transceiver architecture and algorithm for WCDMA application-
dc.title.alternativeWCDMA에 적용하기 위한 Software Defined Radio 송수신기 구조 및 알고리듬-
dc.typeThesis(Ph.D)-
dc.identifier.CNRN244900/325007 -
dc.description.department한국과학기술원 : 전기및전자공학전공, -
dc.identifier.uid000959021-
dc.contributor.localauthorHong, Song-Cheol-
dc.contributor.localauthor홍성철-
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0