The paper deals with the time domain modeling of the hysteretic behavior of the coupling capacitance from a through silicon via (TSV). The model is developed in such a way that it can be implemented into standard circuit simulators. Results showing the effect of the hysteresis on the electrical performances of the signal channel containing the TSV are shown and discussed.