Package design for signal integrity of low-power double data rate memory저전력 DDR 메모리의 신호 무결성을 위한 패키지 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 227
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorAhn, Seungyoung-
dc.contributor.advisor안승영-
dc.contributor.authorPark, Gagyeong-
dc.date.accessioned2023-06-26T19:32:05Z-
dc.date.available2023-06-26T19:32:05Z-
dc.date.issued2023-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=1033000&flag=dissertationen_US
dc.identifier.urihttp://hdl.handle.net/10203/309642-
dc.description학위논문(석사) - 한국과학기술원 : 조천식모빌리티대학원, 2023.2,[iv, 28 p. :]-
dc.description.abstractAs the data rate increases, signal distortion is intensified because of impedance mismatch in a data (DQ) channel of low-power double data rate (LPDDR) memory package. This paper presents a package design to reduce multiple reflection caused by impedance mismatched segments such as bonding wire, trace, and solder ball. Simulation is conducted for signal integrity (SI) analysis by using a package with two coupled lines. The simulated package model has the same dimension as the DQ channels of LPDDR5 dynamic random-access memory (DRAM) package. The structures of the bonding wire and reference plane above the solder ball are modified and the dielectric constant of the prepreg is changed to mitigate impedance mismatch. The effect of impedance mismatch mitigation and increased crosstalk is traded off. The conventional and proposed package designs are analyzed through EM simulation and transient simulation in the frequency domain and time domain. The SI performance of the proposed package design is evaluated and the data rate limit is confirmed through eye diagram simulation.-
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectBonding wire▼aImpedance mismatch▼aLow-power double data rate memory package▼aSignal integrity▼aSolder ball▼aTrace-
dc.subject본딩 와이어▼a임피던스 불연속▼a저전력 DDR 메모리 패키지▼a신호 무결성▼a솔더 볼▼a트레이스-
dc.titlePackage design for signal integrity of low-power double data rate memory-
dc.title.alternative저전력 DDR 메모리의 신호 무결성을 위한 패키지 설계-
dc.typeThesis(Master)-
dc.identifier.CNRN325007-
dc.description.department한국과학기술원 :조천식모빌리티대학원,-
dc.contributor.alternativeauthor박가경-
Appears in Collection
GT-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0