DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Choi, Yang Kyu | - |
dc.contributor.advisor | 최양규 | - |
dc.contributor.author | Son, Jun Woo | - |
dc.date.accessioned | 2021-05-11T19:33:21Z | - |
dc.date.available | 2021-05-11T19:33:21Z | - |
dc.date.issued | 2019 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=875335&flag=dissertation | en_US |
dc.identifier.uri | http://hdl.handle.net/10203/283041 | - |
dc.description | 학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2019.8,[32 p. :] | - |
dc.description.abstract | A pure silicon-based biristor with low latch-up voltage operation and wide latch window was studied using numerical simulations. Various parameters were optimized, including the doping concentrations of the emitter, base and collector as well as the geometric dimensions of the base length and base diameter. An optimization methodology that considers the physical influences of each parameter mentioned above can provide insightful guidance for actual device fabrication. A pure silicon biristor with both low operating voltage and a wide sensing window, without capacitor, gate and gate insulator, can be applied for post-DRAM technology. | - |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | biristor▼alatch-up voltage▼alatch-down voltage▼alatch window▼a1T-DRAM▼aZRAM▼acapacitorless DRAM | - |
dc.subject | DRAM▼a1T-DRAM▼a바이리스터▼a게이트▼a캐패시터 | - |
dc.title | (A) strategy for optimizing low operating voltage in a gate-less and capacitor-less silicon biristor | - |
dc.title.alternative | 게이트와 캐패시터가 없는 바이리스터 소자의 낮은 동작 전압을 위한 최적화 전략 | - |
dc.type | Thesis(Master) | - |
dc.identifier.CNRN | 325007 | - |
dc.description.department | 한국과학기술원 :전기및전자공학부, | - |
dc.contributor.alternativeauthor | 손준우 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.