An 8-bit-resolution, 360-mu s write time nonvolatile analog memory based on differentially balanced constant-tunneling-current scheme (DBCS)

Cited 6 time in webofscience Cited 0 time in scopus
  • Hit : 331
  • Download : 418
This paper describes a fast and accurate nonvolatile analog memory (NVAM) and its programming scheme. Both constant programming rate and single-pulse programmability have been achieved, which drastically enhance programming speed and accuracy. A prototype chip containing 8 x 128 NVAM I cells (cell size of 9 x 13.6 mu m(2)) has been fabricated using 0.8-mu m CMOS. Each cell is measured to store more than eight bit levels within 360 mu s.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
1998-11
Language
English
Article Type
Article
Keywords

NEURAL NETWORKS; DEVICE

Citation

IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.33, no.11, pp.1758 - 1762

ISSN
0018-9200
URI
http://hdl.handle.net/10203/21351
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 6 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0