DSpace at KOASAS: A 5GHz-95dBc-Reference-Spur 9.5mW Digital Fractional-N PLL Using Reference-Multiplied Time-to-Digital Converter and Reference-Spur Cancellation in 65nm CMOS

DSpace at KOASAS

College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

A 5GHz-95dBc-Reference-Spur 9.5mW Digital Fractional-N PLL Using Reference-Multiplied Time-to-Digital Converter and Reference-Spur Cancellation in 65nm CMOS

Cited 7 time in

Cited 0 time in

Hit : 428
Download : 40

Export

Kim, Hyo Jun / Sang, Jinwoo / Kim, Hyunik / Jo, Youngwoo / Kim,Taeik / Park, Hojin / Cho, Seong-Hwan researcher

Publisher: IEEE

Issue Date: 2015-02-24

Language: English

Citation: 2015 IEEE International Solid-State Circuits Conference

URI: http://hdl.handle.net/10203/198473

Appears in Collection: EE-Conference Papers(학술회의논문)

Files in This Item

This item is cited by other documents in WoS

⊙ Detail Information in WoSⓡ	Click to see
⊙ Cited 7 items in WoS	Click to see citing articles in

Display Full Item Record

qr_code

트윗하기

KOASAS

Knowledge Service Development Team, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea. T. 82-42-350-4493 Email. koasas@kaist.ac.kr
Copyright © 2016. Korea Advanced Institute of Science and Technology. All Rights Reserved.

KOASAS

KOASAS

Browse

A 5GHz-95dBc-Reference-Spur 9.5mW Digital Fractional-N PLL Using Reference-Multiplied Time-to-Digital Converter and Reference-Spur Cancellation in 65nm CMOS

This item is cited by other documents in WoS

KOASAS

Communities & Collections