Design of high-speed and high-resolution time-to-digital converter using time arithmetic circuits시간 연산 회로를 이용한 고속 고해상도 시간 디지털 변환기의 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 659
  • Download : 0
Time-to-digital converter (TDC) has become increasingly more important with the advent of digital-friendly mixed-signal and analog circuits such as all-digital PLL/DLLs and time-domain ADCs. In a all-digital PLL(ADPLL) and a time-domain ADC, many analog-intensive circuits are replaced by TDC and digital intensive circuits. These circuits are well suited for nanometer CMOS technology, and even can be synthesis like digital circuits. Compared with a ADC, a TDC quantizes input time-signal and conducts signal processing in time-domain, which has benefits from nano-scale CMOS technology with fast transition but low supply voltage. In order to improve the performance of digital-friendly mixed-signal and analog circuits, much effort was put into improving the TDC’s time resolution to below sub-gate delay and conversion rate to above tens of Msps, resulting in a high-speed and high-resolution TDC. Recent innovations in achieving high-speed and high-resolution TDC include time-amplifiers (TAs). The function of TA is same as the amplifier in voltage-domain, amplifying small time-input with large enough to process further. Using these TAs, two-step, pipelined, and cyclic TDC are introduced. However, the gain of these TAs is unpredictable due to meta-stability and thus requires calibration for improved linearity. Although there exists a TA that does not use meta-stability but use different propagation delay in variable delay cells, it still suffers from linearity and requires calibration. Employing these time-amplifiers (TAs), many TDCs have recently been proposed, such as two-step [22,29], cyclic [25], and asynchronous pipeline [30] TDCs. While these methods look to mimic the operations of their ADC counterparts, a critical flaw is that register in time- domain is absent and thus pipelining cannot be achieved. For example, [21-29] are all based on an asynchronous operation, where input propagates through the delay cells without being stopped and thus they cannot operate ...
Advisors
Cho, Seong-Hwanresearcher조성환
Description
한국과학기술원 : 전기및전자공학과,
Publisher
한국과학기술원
Issue Date
2013
Identifier
566034/325007  / 020107103
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기및전자공학과, 2013.8, [ vii, 52 p. ]

Keywords

Time-to-Digital Converter(TDC); 시간 저장기; 2.5b/스테이지; 파이프라인; 시간 기반 전압 디지털 변환기; 위상 고정 루프와 디지털 위상 고정 루프; Time Amplifier; Time Register; Two-step Architecture; PLL and all-digital PLL(ADPLL); Time-domain ADC; Pipeline; 2.5b/stage; Time storage; 시간 디지털 변환기; 시간 증폭기; 시간 레지스터; 투스텝 구조

URI
http://hdl.handle.net/10203/196509
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=566034&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0