A 3Gb/s 2.08mm2 100b error-correcting BCH decoder in 0.13μm CMOS process
- Publisher
- IEEE
- Issue Date
- 2013-01-23
- Language
- English
- Citation
18th Asia and South Pacific Design Automation Conference(ASP-DAC 2013), pp.85 - 86
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
This item is cited by other documents in WoS
| ⊙ Detail Information in WoSⓡ | Click to see |  |
| ⊙ Cited 7 items in WoS | Click to see citing articles in |  |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.