DSpace at KOASAS: Memory-less bit-plane coder architecture for JPEG2000 with concurrent column-stripe coding

DSpace at KOASAS

College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

Memory-less bit-plane coder architecture for JPEG2000 with concurrent column-stripe coding

Cited 0 time in webofscience

Cited 0 time in

Hit : 292
Download : 0

Export

Rhu, M. / Park, In-Cheol researcher

Issue Date: 2009-11-07

Language: ENG

Citation: 2009 IEEE International Conference on Image Processing, ICIP 2009, pp.2673 - 2676

URI: http://hdl.handle.net/10203/154782

Appears in Collection: EE-Conference Papers(학술회의논문)

Files in This Item: There are no files associated with this item.

Display Full Item Record

qr_code

트윗하기

KOASAS

Knowledge Service Development Team, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea. T. 82-42-350-4493 Email. koasas@kaist.ac.kr
Copyright © 2016. Korea Advanced Institute of Science and Technology. All Rights Reserved.

KOASAS

KOASAS

Browse

Memory-less bit-plane coder architecture for JPEG2000 with concurrent column-stripe coding

KOASAS

Communities & Collections