Dual Vt Self-timed CMOS Logic for Low Subthreshold Current Multi-Gigabit Synchronous DRAM

Publisher
Institute of Electrical and Electronics Engineers
Issue Date
1998-09
Language
ENG
Citation

IEEE TANS. CIRCUITS SYST. II, v.0, no.0, pp.0 - 0

ISSN
1057-7130
URI
http://hdl.handle.net/10203/6355
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
YHJCS1998.pdf(209.33 kB)Download
  • Hit : 676
  • Download : 538
  • Cited 0 times in thomson ci

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0