An autonomous SRAM with on-chip sensors in an 80-nm double stacked cell technology

An active solution is proposed to overcome the uncertainty and fluctuation of the device parameters in nanotechnology SRAM. The proposed scheme is composed of sensing blocks, analysis blocks and control blocks. An on-chip timer, temperature sensor, substrate noise detector, and leakage current monitor are used to monitor internal status of chip during operation. From the sensed data, internal supply voltage, internal timing margin from decoding to sensing time, substrate noise from digital area, and low voltage level of wordline are controlled. A 512-kb test SRAM chip, fabricated with an 80-nm double stacked cell technology, shows that average power consumption is reduced by 9% and the standard deviation decreases by 58%.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2006-04
Language
ENG
Keywords

POWER EMBEDDED MICROPROCESSOR; DYNAMIC VOLTAGE; FREQUENCY MANAGEMENT; SUBSTRATE NOISE; CACHE

Citation

IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.41, pp.823 - 830

ISSN
0018-9200
URI
http://hdl.handle.net/10203/6250
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
kyomin_sohn[JSSC200604].pdf(1.24 MB)Download
  • Hit : 502
  • Download : 327
  • Cited 0 times in thomson ci
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡClick to seewebofscience_button
⊙ Cited 4 items in WoSClick to see citing articles inrecords_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0