Power Gating: Circuits, Design Methodologies, and Best Practice for Standard-Cell VLSI Designs

Cited 57 time in webofscience Cited 0 time in scopus
  • Hit : 797
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorShin, Young-Sooko
dc.contributor.authorSeomun, Junko
dc.contributor.authorChoi, Kyu-Myungko
dc.contributor.authorSakurai, Takayasuko
dc.date.accessioned2013-03-11T12:20:53Z-
dc.date.available2013-03-11T12:20:53Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2010-09-
dc.identifier.citationACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, v.15, no.4-
dc.identifier.issn1084-4309-
dc.identifier.urihttp://hdl.handle.net/10203/99302-
dc.description.abstractPower gating has become one of the most widely used circuit design techniques for reducing leakage current. Its concept is very simple, but its application to standard-cell VLSI designs involves many careful considerations. The great complexity of designing a power-gated circuit originates from the side effects of inserting current switches, which have to be resolved by a combination of extra circuitry and customized tools and methodologies. In this tutorial we survey these design considerations and look at the best practice within industry and academia. Topics include output isolation and data retention, current switch design and sizing, and physical design issues such as power networks, increases in area and wirelength, and power grid analysis. Designers can benefit from this tutorial by obtaining a better understanding of implications of power gating during an early stage of VLSI designs. We also review the ways in which power gating has been improved. These include reducing the sizes of switches, cutting transition delays, applying power gating to smaller blocks of circuitry, and reducing the energy dissipated in mode transitions. Power gating has also been combined with other circuit techniques, and these hybrids are also reviewed. Important open problems are identified as a stimulus to research.-
dc.languageEnglish-
dc.publisherASSOC COMPUTING MACHINERY-
dc.subjectLEAKAGE CURRENT-
dc.subjectCMOS CIRCUITS-
dc.subjectBODY BIAS-
dc.subjectSEMICUSTOM DESIGN-
dc.subjectGATED CIRCUITS-
dc.subjectSUPPLY-VOLTAGE-
dc.subjectFLIP-FLOP-
dc.subjectREDUCTION-
dc.subjectSCHEME-
dc.subjectMICROPROCESSORS-
dc.titlePower Gating: Circuits, Design Methodologies, and Best Practice for Standard-Cell VLSI Designs-
dc.typeArticle-
dc.identifier.wosid000282762400001-
dc.identifier.scopusid2-s2.0-77958043152-
dc.type.rimsART-
dc.citation.volume15-
dc.citation.issue4-
dc.citation.publicationnameACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS-
dc.identifier.doi10.1145/1835420.1835421-
dc.contributor.localauthorShin, Young-Soo-
dc.contributor.nonIdAuthorChoi, Kyu-Myung-
dc.contributor.nonIdAuthorSakurai, Takayasu-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorDesign-
dc.subject.keywordAuthorPower gating-
dc.subject.keywordAuthorleakage current-
dc.subject.keywordAuthorlow power-
dc.subject.keywordAuthordesign methodology-
dc.subject.keywordAuthorstandard-cell-
dc.subject.keywordAuthorVLSI-
dc.subject.keywordPlusLEAKAGE CURRENT-
dc.subject.keywordPlusCMOS CIRCUITS-
dc.subject.keywordPlusBODY BIAS-
dc.subject.keywordPlusSEMICUSTOM DESIGN-
dc.subject.keywordPlusGATED CIRCUITS-
dc.subject.keywordPlusSUPPLY-VOLTAGE-
dc.subject.keywordPlusFLIP-FLOP-
dc.subject.keywordPlusREDUCTION-
dc.subject.keywordPlusSCHEME-
dc.subject.keywordPlusMICROPROCESSORS-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 57 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0