SUPER-REGENERATIVE RECEIVER; DIGITAL CMOS PROCESS; ARCHITECTURE; TRANSMITTER; NETWORKS; LOCKING
IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.46, no.4, pp.928 - 937
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.