KAIST image computing system (KICS): A parallel architecture for real-time multimedia data processing

Cited 3 time in webofscience Cited 4 time in scopus
  • Hit : 674
  • Download : 461
DC FieldValueLanguage
dc.contributor.authorJeon, Jko
dc.contributor.authorKim, HSko
dc.contributor.authorChoi, Gko
dc.contributor.authorPark, HyunWookko
dc.date.accessioned2009-06-29T07:06:11Z-
dc.date.available2009-06-29T07:06:11Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2000-12-
dc.identifier.citationJOURNAL OF SYSTEMS ARCHITECTURE, v.46, no.15, pp.1403 - 1418-
dc.identifier.issn1383-7621-
dc.identifier.urihttp://hdl.handle.net/10203/9842-
dc.description.abstractAn efficient parallel architecture is proposed for high-performance multimedia data processing using multiple multimedia video processors (MVP; TMS320C80), which are fully programmable general digital signal processors (DSP). This paper describes several requirements for a multimedia data processing system and the system architecture of an image computing system called the KAIST Image Computing System (KICS). The performance of the KICS is evaluated in terms of its I/O bandwidth and the execution time for some image processing functions. An application of the KICS to the real-time Moving Picture Expert Group 2 (MPEG-2) encoder is introduced. The programmability and the high-speed data-access capability of the KICS are its most important features as a high-performance system for realtime multimedia data processing. (C) 2000 Published by Elsevier Science B.V. All rights reserved.-
dc.languageEnglish-
dc.language.isoen_USen
dc.publisherELSEVIER SCIENCE BV-
dc.subjectDISCRETE COSINE TRANSFORM-
dc.subjectMULTIPROCESSOR-
dc.subjectALGORITHMS-
dc.subjectIMPLEMENTATION-
dc.subjectVISION-
dc.titleKAIST image computing system (KICS): A parallel architecture for real-time multimedia data processing-
dc.typeArticle-
dc.identifier.wosid000165719800003-
dc.identifier.scopusid2-s2.0-0034507137-
dc.type.rimsART-
dc.citation.volume46-
dc.citation.issue15-
dc.citation.beginningpage1403-
dc.citation.endingpage1418-
dc.citation.publicationnameJOURNAL OF SYSTEMS ARCHITECTURE-
dc.identifier.doi10.1016/S1383-7621(00)00032-1-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorPark, HyunWook-
dc.contributor.nonIdAuthorJeon, J-
dc.contributor.nonIdAuthorKim, HS-
dc.contributor.nonIdAuthorChoi, G-
dc.type.journalArticleArticle-
dc.subject.keywordAuthormultimedia system-
dc.subject.keywordAuthorreal-time system-
dc.subject.keywordAuthorparallel processing-
dc.subject.keywordAuthordigital signal processor-
dc.subject.keywordAuthormultimedia video processor-
dc.subject.keywordAuthorMoving Picture Expert Group 2-
dc.subject.keywordPlusDISCRETE COSINE TRANSFORM-
dc.subject.keywordPlusMULTIPROCESSOR-
dc.subject.keywordPlusALGORITHMS-
dc.subject.keywordPlusIMPLEMENTATION-
dc.subject.keywordPlusVISION-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 3 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0