Machine capacity allocation strategies for scheduling a large multi-chip assembly line

Cited 3 time in webofscience Cited 0 time in scopus
  • Hit : 522
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorLee, Sang-Jinko
dc.contributor.authorLee, Tae-Eogko
dc.date.accessioned2013-03-11T02:00:36Z-
dc.date.available2013-03-11T02:00:36Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2011-
dc.identifier.citationEUROPEAN JOURNAL OF INDUSTRIAL ENGINEERING, v.5, pp.327 - 337-
dc.identifier.issn1751-5254-
dc.identifier.urihttp://hdl.handle.net/10203/97990-
dc.description.abstractA multi-chip package (MCP) consists of several chip modules in a single package. We consider a scheduling problem for assembling MCPs. In order to assemble an MCP, a lot should repeat assembly process stages such as die attach and wire bonding as many as the number of chips to be assembled. The two key process stages have many parallel machines of various types. A machine processes different types of MCP lots with significant setup times. We therefore should reduce the number of setups effectively while not sacrificing the on-time delivery performance significantly. We propose a scheduling strategy that first allocates the machine capacity of many parallel machines to product groups and lots depending on their production progresses appropriately and then applies known dispatching rules. We report experimental performances of the proposed methods. [Received: 21 June 2009; Revised: 03 December 2009; Accepted: 01 February 2010]-
dc.languageEnglish-
dc.publisherINDERSCIENCE ENTERPRISES LTD-
dc.subjectHYBRID TABU SEARCH-
dc.subjectMINIMIZING MAKESPAN-
dc.subjectGENETIC ALGORITHM-
dc.subjectREENTRANT-
dc.subjectFLOWSHOP-
dc.subjectSHOP-
dc.titleMachine capacity allocation strategies for scheduling a large multi-chip assembly line-
dc.typeArticle-
dc.identifier.wosid000295025400006-
dc.identifier.scopusid2-s2.0-79961072487-
dc.type.rimsART-
dc.citation.volume5-
dc.citation.beginningpage327-
dc.citation.endingpage337-
dc.citation.publicationnameEUROPEAN JOURNAL OF INDUSTRIAL ENGINEERING-
dc.contributor.localauthorLee, Tae-Eog-
dc.type.journalArticleArticle-
dc.subject.keywordAuthormulti-chip package-
dc.subject.keywordAuthorMCP-
dc.subject.keywordAuthormachine capacity allocation-
dc.subject.keywordAuthorunrelated parallel machines-
dc.subject.keywordAuthoron-time delivery-
dc.subject.keywordAuthorOTD-
dc.subject.keywordAuthorsetups-
dc.subject.keywordPlusHYBRID TABU SEARCH-
dc.subject.keywordPlusMINIMIZING MAKESPAN-
dc.subject.keywordPlusGENETIC ALGORITHM-
dc.subject.keywordPlusREENTRANT-
dc.subject.keywordPlusFLOWSHOP-
dc.subject.keywordPlusSHOP-
Appears in Collection
IE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 3 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0