DC Field | Value | Language |
---|---|---|
dc.contributor.author | Seong, N | ko |
dc.contributor.author | Jung, N | ko |
dc.contributor.author | Kim, B | ko |
dc.contributor.author | Yoon, Hyunsoo | ko |
dc.date.accessioned | 2013-03-03T09:09:02Z | - |
dc.date.available | 2013-03-03T09:09:02Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 1997-04 | - |
dc.identifier.citation | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, v.E80D, no.4, pp.441 - 447 | - |
dc.identifier.issn | 0916-8532 | - |
dc.identifier.uri | http://hdl.handle.net/10203/78128 | - |
dc.description.abstract | This paper presents intelligent memory, a new memory architecture capable of providing efficient lock-free synchronization. In the intelligent memory, a sequence of operations on a shared object associated with that memory module can be processed without any intervention so that an environment for the synchronization can be provided by executing a critical section itself in that memory module. For this, we present a memory architecture for the intelligent memory having minimal instruction set and develop a programming model, called Critical Section Procedure (CSP), which consists of shared data structures and operations on them. Intelligent memory is intended to eliminate waste of processing time such as busy waiting in spin lock and the retry due to process contentions in existing lock-free synchronization schemes. Simulation results show that the intelligent memory provides better throughput compared with the spin lock and the existing lock-free synchronization schemes. | - |
dc.language | English | - |
dc.publisher | IEICE-INST ELECTRONICS INFORMATION COMMUNICATIONS ENG | - |
dc.subject | MULTIPROCESSOR | - |
dc.title | Intelligent memory: An architecture for lock-free synchronization | - |
dc.type | Article | - |
dc.identifier.wosid | A1997WW39300007 | - |
dc.identifier.scopusid | 2-s2.0-0031117691 | - |
dc.type.rims | ART | - |
dc.citation.volume | E80D | - |
dc.citation.issue | 4 | - |
dc.citation.beginningpage | 441 | - |
dc.citation.endingpage | 447 | - |
dc.citation.publicationname | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | - |
dc.contributor.localauthor | Yoon, Hyunsoo | - |
dc.contributor.nonIdAuthor | Seong, N | - |
dc.contributor.nonIdAuthor | Jung, N | - |
dc.contributor.nonIdAuthor | Kim, B | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | shared memory multiprocessor | - |
dc.subject.keywordAuthor | synchronization | - |
dc.subject.keywordAuthor | memory architecture | - |
dc.subject.keywordPlus | MULTIPROCESSOR | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.