DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, SH | ko |
dc.contributor.author | Lee, JH | ko |
dc.contributor.author | Yoo, Hoi-Jun | ko |
dc.date.accessioned | 2013-02-28T03:30:12Z | - |
dc.date.available | 2013-02-28T03:30:12Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 1999-09 | - |
dc.identifier.citation | ELECTRONICS LETTERS, v.35, no.20, pp.1700 - 1701 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | http://hdl.handle.net/10203/72546 | - |
dc.description.abstract | A fast lock-on time mixed mode delay locked loop (DLL)is proposed to eliminate phase error in two steps. A digital fixed delay line compensates for the initial large phase error and an analogue voltage controlled delay line compensates for the small static phase error, resulting in low jitter. The lock-on time of the DLL is less than 10 clock cycles and the simulated jitter is below 10ps at 200MHz. | - |
dc.language | English | - |
dc.publisher | IEE-INST ELEC ENG | - |
dc.subject | PLL | - |
dc.title | Fast lock-on time mixed mode DLL with 10ps jitter | - |
dc.type | Article | - |
dc.identifier.wosid | 000083436800014 | - |
dc.identifier.scopusid | 2-s2.0-0033195458 | - |
dc.type.rims | ART | - |
dc.citation.volume | 35 | - |
dc.citation.issue | 20 | - |
dc.citation.beginningpage | 1700 | - |
dc.citation.endingpage | 1701 | - |
dc.citation.publicationname | ELECTRONICS LETTERS | - |
dc.contributor.localauthor | Yoo, Hoi-Jun | - |
dc.contributor.nonIdAuthor | Han, SH | - |
dc.contributor.nonIdAuthor | Lee, JH | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordPlus | PLL | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.