DC Field | Value | Language |
---|---|---|
dc.contributor.author | g. y. lee | ko |
dc.contributor.author | c. k. un | ko |
dc.date.accessioned | 2013-02-27T22:03:11Z | - |
dc.date.available | 2013-02-27T22:03:11Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 1995-04 | - |
dc.identifier.citation | IEE PROCEEDINGS-COMMUNICATIONS, v.142, no.2, pp.54 - 60 | - |
dc.identifier.issn | 1350-2425 | - |
dc.identifier.uri | http://hdl.handle.net/10203/71096 | - |
dc.description.abstract | The authors propose an architecture of an asynchronous banyan network switch with window policy. The switch operates asynchronously, and it can transmit packets of any length at any bit time. When a packet has a collision inside the switch and is blocked, the failure signal is transferred to the input controller which originated the packet. Hence there is no loss of packets in the switch. The switch has a significant advantage in that a window scheme can be implemented. The asynchronous switch with a window scheme yields significant improvement of the maximum throughput as compared with the synchronous banyan network with no window scheme. The authors analyse the maximum throughput of the asynchronous switch with finite window size. In the analysis they make some approximations. The analytical results have been verified by simulation. | - |
dc.language | English | - |
dc.publisher | IEE-INST ELEC ENG | - |
dc.subject | FAST PACKET SWITCH | - |
dc.subject | MULTIPROCESSORS | - |
dc.title | Design and Performance Analysis of an Asynchronous Banyan Network Switch with Window Policy | - |
dc.type | Article | - |
dc.identifier.wosid | A1995QX11700002 | - |
dc.type.rims | ART | - |
dc.citation.volume | 142 | - |
dc.citation.issue | 2 | - |
dc.citation.beginningpage | 54 | - |
dc.citation.endingpage | 60 | - |
dc.citation.publicationname | IEE PROCEEDINGS-COMMUNICATIONS | - |
dc.identifier.doi | 10.1049/ip-com:19951811 | - |
dc.contributor.localauthor | c. k. un | - |
dc.contributor.nonIdAuthor | g. y. lee | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | NETWORKS | - |
dc.subject.keywordAuthor | SWITCHING ARCHITECTURE | - |
dc.subject.keywordPlus | FAST PACKET SWITCH | - |
dc.subject.keywordPlus | MULTIPROCESSORS | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.