DC Field | Value | Language |
---|---|---|
dc.contributor.author | BAEK, YJ | ko |
dc.contributor.author | LEE, HK | ko |
dc.contributor.author | Yoon, Hyunsoo | ko |
dc.date.accessioned | 2013-02-25T21:46:53Z | - |
dc.date.available | 2013-02-25T21:46:53Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 1992-10 | - |
dc.identifier.citation | ELECTRONICS LETTERS, v.28, no.21, pp.2018 - 2019 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | http://hdl.handle.net/10203/65542 | - |
dc.description.abstract | A new approach for fault-tolerant clock synchronisation which uses digital clocks instead of the conventional PLLs (phase-locked loops) is presented. In this circuit the delay time of the clock system is much reduced and the exact maximum clock skew is obtained to guarantee the tightness of the synchronisation. | - |
dc.language | English | - |
dc.publisher | IEE-INST ELEC ENG | - |
dc.title | NEW HARDWARE-BASED CLOCK SYNCHRONIZATION FOR THE BYZANTINE FAULT | - |
dc.type | Article | - |
dc.identifier.wosid | A1992JU18900050 | - |
dc.identifier.scopusid | 2-s2.0-0027115394 | - |
dc.type.rims | ART | - |
dc.citation.volume | 28 | - |
dc.citation.issue | 21 | - |
dc.citation.beginningpage | 2018 | - |
dc.citation.endingpage | 2019 | - |
dc.citation.publicationname | ELECTRONICS LETTERS | - |
dc.contributor.localauthor | Yoon, Hyunsoo | - |
dc.contributor.nonIdAuthor | BAEK, YJ | - |
dc.contributor.nonIdAuthor | LEE, HK | - |
dc.type.journalArticle | Article | - |
dc.subject.keywordAuthor | COMPUTER METATHEORY | - |
dc.subject.keywordAuthor | HARDWARE FAULT TOLERANT CLOCK SYNCHRONIZATION | - |
dc.subject.keywordAuthor | BYZANTINE FAULT | - |
dc.subject.keywordAuthor | INTERACTIVE CONVERGENCE ALGORITHM | - |
dc.subject.keywordPlus | SYNCHRONIZATION | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.