Search
Results 1-8 of 8 (Search time: 0.01 seconds).
| NO | Title, Author(s) (Publication Title, Volume Issue, Page, Issue Date) |
|---|---|
| Scheduling Wafer Lots on Diffusion Machines in a Semiconductor Wafer Fabrication Facility Kim, Yeong-Dae; Joo, BJ; Choi, SY, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, v.23, pp.246 - 254, 2010-05 | |
| Scheduling Algorithms for Minimizing Tardiness of Orders at the Burn-in Workstation in a Semiconductor Manufacturing System Kim, Yeong-Dae; Kang, Jae-Hun; Lee, Gyeong-Eun; Lim, Seung-Kil, IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, v.24, no.1, pp.14 - 26, 2011-02 | |
| Minimizing makespan on a two-machine re-entrant flowshop Choi, SW; Kim, Yeong-Dae, JOURNAL OF THE OPERATIONAL RESEARCH SOCIETY, v.58, pp.972 - 981, 2007-07 | |
| Minimizing Total Weighted Completion Time at a Pre-assembly Stage Composed of Tow Feeding Machines Sung, Chang Sup, INTERNATIONAL JOURNAL OF PRODUCTION ECONOMICS, v.54, no.3, pp.247 - 255, 1998-04 | |
| Minimizing total tardiness of orders with reentrant lots in a hybrid flowshop Choi, SW; Kim, Yeong-Dae; Lee, GC, INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, v.43, pp.2149 - 2167, 2005-06 | |
| Scheduling for an arc-welding robot considering heat-caused distortion Kim, HJ; Kim, Yeong-Dae; Lee, DH, JOURNAL OF THE OPERATIONAL RESEARCH SOCIETY, v.56, pp.39 - 50, 2005-01 | |
| Search heuristics for a flowshop scheduling problem in a printed circuit board assembly process Kim, Yeong-Dae; Lim, HG; Park, MW, EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, v.91, no.1, pp.124 - 143, 1996-05 | |
| Minimizing makespan on an m-machine re-entrant flowshop Choi, Seong-Woo; Kim, Yeong-Dae, COMPUTERS & OPERATIONS RESEARCH, v.35, no.5, pp.1684 - 1696, 2008-05 |
Discover
Type
- 8 Article