3.2Gbps multi-channel clock and data recovery circuit for chip-to-chip optical links

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 485
  • Download : 0
The explosive increase in signal processing speed will cause bandwidth limitations for metal-based interconnects on a printed circuit board (PCB) due to signal attenuation and distortion, electromagnetic interference, crosstalk, and power dissipation. To alleviate this problem, optical interconnects on PCB has been studied as a promising solution due to their advantages such as higher bandwidth, lower power consumption in long distance, EMI free, reduction of impedance matching problem, larger pin density, etc. The target of this thesis is to design a multi-channel clock and data recovery (CDR) circuit for chip-to-chip optical link applications. Based on the analyses about the advantages and disadvantages of many CDR architectures, the CDR system is proposed using a gated-oscillator-based architecture, which shows good performances, such as fast phase alignment, simple topology, low power dissipation, small chip size, and especially high jitter tolerance. The key components of the proposed CDR are a charge-pump phaselocked loop (CPPLL), gated-oscillators, and decision circuits. The proposed gated-oscillator has the output frequency``s range from 1 to 3.5 GHz, and phase noise equal -90 dBc/Hz at 1 MHz offset frequency. Normally, PLLs used for RF applications are required having a narrow loop filter bandwidth to suppress the phase noise and timing jitter because of the long distant communications and noisy environments. In contrast, the short distant links and less noisy environments in chip-to-chip optical interconnect applications may relax the restriction on the PLL``s loop bandwidth. Thus, in the proposed CPPLL, a wider bandwidth loop filter is used; consequently, the CPPLL has faster locking time and smaller chip size. The proposed multi-channel CDR has the center frequency of gated oscillator around 2.5 GHz; however, the input data rate of each channel can be up to 3.2 Gbps. It consumes 18.27 mW for the CPPLL and 21.21 mW for each channel. The chip...
Advisors
Park, Hyo-Hoonresearcher박효훈researcher
Description
한국정보통신대학교 : 공학부,
Publisher
한국정보통신대학교
Issue Date
2007
Identifier
392864/225023 / 020054712
Language
eng
Description

학위논문(석사) - 한국정보통신대학교 : 공학부, 2007.8, [ vii, 57 p. ]

Keywords

multi-channel CDR; Chip-to-chip; PLL; CDR; Clock and Data Recovery; Optical Interconnects; Phase-Locked Loop

URI
http://hdl.handle.net/10203/54884
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=392864&flag=dissertation
Appears in Collection
School of Engineering-Theses_Master(공학부 석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0