Low power CMOS differential LC-VCO and QVCO designCMOS 공정을 이용한 저 전력 차동 전압제어 발진기 및 4위상 전압제어 발진기 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 429
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorLee, Sang-Gug-
dc.contributor.advisor이상국-
dc.contributor.authorHong, Jong-Phil-
dc.contributor.author홍종필-
dc.date.accessioned2011-12-28T02:55:59Z-
dc.date.available2011-12-28T02:55:59Z-
dc.date.issued2007-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=392791&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/54837-
dc.description학위논문(석사) - 한국정보통신대학교 : 공학부, 2007.2, [ vi, 49 p. ]-
dc.description.abstractThis thesis presents a backgate coupled QVCO with current reused structure, and complementary cross-coupled differential Colpitts VCO and QVCO. The formally proposed QVCO not only dissipates significantly lower power but also improves 1/$\It{f}^{3}$ close-in phase noise, compared to the conventional QVCO. For verification of the suggested idea, the proposed QVCO designed for 2 GHz operation based on a 0.18-$\mum$ CMOS technology. Measurements show -102 and -124 dBc/Hz at 100-kHz and 1-MHz offset, respectively, while dissipating a total current of 1.74 mA from a 1.25-V supply. The latterly proposed VCO is substituted gm-boosted Colpitts oscillator for the cross-coupled N-MOS switching pair in the conventional complementary cross-coupled differential LC-VCO. By reducing of supply voltage and providing high negative conductance at the given current consumption, the proposed VCO is possible to make low power design. A 1.8-GHz VCO and P-QVCO, adopting the proposed topology, are implemented in 0.25-$\mum$ CMOS technology. From the measurement result, the fabricated VCO and QVCO shows phase noise of -116.8 and -117.7 dBc/Hz at 1-MHz offset while dissipating only 0.4 and 1.1 mA from 0.9-V supply, respectively.eng
dc.languageeng-
dc.publisher한국정보통신대학교-
dc.titleLow power CMOS differential LC-VCO and QVCO design-
dc.title.alternativeCMOS 공정을 이용한 저 전력 차동 전압제어 발진기 및 4위상 전압제어 발진기 설계-
dc.typeThesis(Master)-
dc.identifier.CNRN392791/225023-
dc.description.department한국정보통신대학교 : 공학부, -
dc.identifier.uid020054619-
dc.contributor.localauthorLee, Sang-Gug-
dc.contributor.localauthor이상국-
Appears in Collection
School of Engineering-Theses_Master(공학부 석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0