Search
Results 1-6 of 6 (Search time: 0.006 seconds).
| NO | Title, Author(s) (Publication Title, Volume Issue, Page, Issue Date) |
|---|---|
| Physical Observation of a Thermo-Morphic Transition in a Silicon Nanowire Choi, Sung-Jin; Moon, Dong-Il; Duarte, Juan P.; Ahn, Jae-Hyuk; Choi, Yang-Kyu, ACS NANO, v.6, no.3, pp.2378 - 2384, 2012-03 | |
| DRAM-Latency Optimization Inspired by Relationship between Row-Access Time and Refresh Timing Shin, Wongyu; Choi, Jungwhan; Jang, Jaemin; Suh, Jinwoong; Moon, Youngsuk; Kwon, Yongkee; Kim, Lee-Sup, IEEE TRANSACTIONS ON COMPUTERS, v.65, no.10, pp.3027 - 3040, 2016-10 | |
| Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime Lee, Seunghan; Kang, Kyungsu; Jung, Jongpil; Kyung, Chong-Min, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.24, no.10, pp.3118 - 3131, 2016-10 | |
| Enhancement of the saturation mobility in a ferroelectric-gated field-effect transistor by the surface planarization of ferroelectric film Kim, Woo Young; Jeon, Gwang-Jae; Kang, In-Ku; Shim, Hyun Bin; Lee, Hee Chul, THIN SOLID FILMS, v.591, pp.1 - 7, 2015-09 | |
| Energy-Scalable 4KB LDPC Decoding Architecture for NAND-Flash-Based Storage Systems Lee, Youngjoo; Jung, Jaehwan; Park, In-Cheol, IEICE TRANSACTIONS ON ELECTRONICS, v.E99C, no.2, pp.293 - 301, 2016-02 | |
| Runtime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM/MRAM L2 Cache Lee, Seung Han; Kang, Kyungsu; Kyung, Chong-Min, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.23, no.3, pp.520 - 533, 2015-03 |
Discover