DSpace at KOASAS
Browsing DSpace

Browse "EE-Journal Papers(저널논문)" by Subject Voltage-controlled oscillators

A to Z

All 0-9

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

or enter first few letters:

Showing results 1 to 9 of 9

1
3.125-to-28.125 Gb/s 4.72 mW/Gb/s Multi- Standard Parallel Transceiver Supporting Channel-Independent Operation in 40-nm CMOS

Yoon, Jong-Hyeok; Kwon, Kyeongha; Bae, Hyeon-Min, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.67, no.8, pp.2647 - 2658, 2020-08

2
A 2.65-pJ/Bit 12.5-Gb/s 60-GHz OOK CMOS Transmitter and Receiver for Proximity Communications

Byeon, Chul Woo; Eun, Ki Chan; Park, Chul Soon, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, v.68, no.7, pp.2902 - 2910, 2020-07

3
A 915 MHz IoT Transmitter Employing Frequency Tripler and Digitally Controlled Duty-Cycle/Phase Calibration

Choi, Kyung-Sik; Kim, Keun-Mok; Ko, Jinho; Lee, Sang-Gug, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.57, no.11, pp.3336 - 3347, 2022-11

4
A Fully Integrated 490-GHz CMOS Receiver Adopting Dual-Locking Receiver-Based FLL

Choi, Kyung-Sik; Kim, Keun-Mok; Utomo, Dzuhri Radityo; Lee, In-Young; Lee, Sang-Gug, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.57, no.9, pp.2626 - 2639, 2022-09

5
A Low-Jitter and Low-Reference-Spur Ring-VCO- Based Injection-Locked Clock Multiplier Using a Triple-Point Background Calibrator

Yoo, Seyeon; Choi, Seojin; Lee, Yongsun; Seong, Taeho; Lim, Younghyun; Choi, Jaehyouk, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.56, no.1, pp.298 - 309, 2021-01

6
A PVT-Robust AFE-Embedded Error-Feedback Noise-Shaping SAR ADC With Chopper-Based Passive High-Pass IIR Filtering for Direct Neural Recording

Jeong, Kyeongwon; Jung, Yoontae; Yun, Gichan; Youn, Donghyun; Jo, Yehhyun; Lee, Hyunjoo Jenny; Ha, Sohmyung; et al, IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, v.16, no.4, pp.679 - 691, 2022-08

7
A Wide-Lock-In-Range and Low-Jitter 12-14.5 GHz SSPLL Using a Low-Power Frequency-Disturbance-Detecting and Correcting Loop

Lim, Younghyun; Kim, Juyeop; Jo, Yongwoo; Bang, Jooeun; Choi, Jaehyouk, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.57, no.2, pp.480 - 491, 2022-02

8
An Ultra-Low Jitter, Low-Power, 102-GHz PLL Using a Power-Gating Injection-Locked Frequency Multiplier-Based Phase Detector

Park, Suneui; Choi, Seojin; Yoo, Seyeon; Cho, Yoonseo; Choi, Jaehyouk, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.57, no.9, pp.2829 - 2840, 2022-09

9
An Ultra-Low-Jitter, mmW-Band Frequency Synthesizer Based on Digital Subsampling PLL Using Optimally Spaced Voltage Comparators

Kim, Juyeop; Lim, Younghyun; Yoon, Heein; Lee, Yongsun; Park, Hangi; Cho, Yoonseo; Seong, Taeho; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.12, pp.3466 - 3477, 2019-12

Discover

Type

Open Access

Date issued

. next

Subject

. next

rss_1.0 rss_2.0 atom_1.0