Showing results 1 to 2 of 2
26TSPC: A Low Hold Time, Low Power Flip-Flop With Clock Path Optimization Kang, Kyounghun; Jung, Wanyeong, 2023 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2023-05-21 |
A 74.0 dB-SNDR 175.4 dB-FoM Pipelined-SAR ADC Using a Cyclically Charged Floating Inverter Amplifier Park, Changjoo; Kim, Jeongmyeong; Kang, Kyounghun; Yang, Minkyu; Moon, Byeongmin; Lee, Siheon; Jung, Wanyeong, 2023 IEEE Asian Solid-State Circuits Conference (A-SSCC), IEEE, 2023-11-05 |
Discover