Scheduling in semiconductor wafer fabrication facilities producing multiple product types with distinct due dates주문형 반도체 제조공정에서의 일정계획

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 458
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorKim, Yeong-Dae-
dc.contributor.advisor김영대-
dc.contributor.authorKim, Hyung-Un-
dc.contributor.author김형운-
dc.date.accessioned2011-12-14T04:20:37Z-
dc.date.available2011-12-14T04:20:37Z-
dc.date.issued2000-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=158435&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/41569-
dc.description학위논문(석사) - 한국과학기술원 : 산업공학과, 2000.2, [ ii, 26 p. ]-
dc.description.abstractIt is important and necessary to meet customers`` orders in order to survive in competitive business environments. This is also true in the semiconductor industry such as manufacturing systems producing application-specific integrated circuit (ASIC) chips, which have the low-volume, high-variety characteristics. This paper focuses on scheduling of jobs in workstations in a semiconductor wafer fab producing multiple-type products that have different due dates and different process flows. The objective is to minimize the total tardiness of orders for wafers. In this paper, we suggest rules for batch scheduling in batch processing workstations and lot scheduling in serial processing workstations. Several new rules are developed by using the system-wide information such as the WIP level and the processing times at upstream and downstream workstations of workstations. Simulation experiments are carried out to compare new rules with previous rules. Results showed that new rules worked better than previous rules.eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectSemiconductor wafer fabrication-
dc.subjectBatch-
dc.subjectDue date-
dc.subject납기-
dc.subject반도체 제조 공정-
dc.subject배치공정-
dc.titleScheduling in semiconductor wafer fabrication facilities producing multiple product types with distinct due dates-
dc.title.alternative주문형 반도체 제조공정에서의 일정계획-
dc.typeThesis(Master)-
dc.identifier.CNRN158435/325007-
dc.description.department한국과학기술원 : 산업공학과, -
dc.identifier.uid000983168-
dc.contributor.localauthorKim, Yeong-Dae-
dc.contributor.localauthor김영대-
Appears in Collection
IE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0