(A) Low Cost CABAC Decoding Architecture with Pre-calculation of Context Index문맥인덱스 선계산을 이용한 저 전력 CABAC 디코딩 아키텍쳐

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 674
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorKyung, Chong-Min-
dc.contributor.advisor경종민-
dc.contributor.authorKim, Ah-Chan-
dc.contributor.author김아찬-
dc.date.accessioned2011-12-14T02:07:21Z-
dc.date.available2011-12-14T02:07:21Z-
dc.date.issued2009-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=308795&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/38675-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학전공, 2009.2, [ vi, 42 p. ]-
dc.description.abstractCABAC (Context-based Adaptive Binary Arithmetic Coding) is an important entropy coding method for H.264/AVC. CABAC achieves significant compression enhancement while bringing greater computational complexity. The decoding of CABAC imposes a heavy performance requirement on H.264/AVC decoding system. CABAC decoder should at least reach 100Mbps throughput to decode HD1080i@60Hz video format in real-time. To achieve this requirement, many other works exploit effective pipeline architectures although CABAC decoding process is highly sequential and has strong data dependencies which make it difficult to implement the parallel process scheme. However, power dissipation is greatly increased and many H/W resources are needed to solve these data dependency problems in CABAC decoding. Most of other works use large size of memory or many internal registers, and they spend large amount of power for memory operation. In this paper, we analyze the data dependency of CABAC decoding process and propose a new hardware architecture for CABAC decoding. Since the power is mostly consumed for memory operation in CABAC, effective context access scheme is surely necessary. The proposed decoder needs an operation of 1 byte memory read and write in each cycle, and uses only 459 byte context memory. Experimental results show that the proposed CABAC decoder synthesized using 0.18um standard cell library achieves 1 bit/cycle throughput and can operate in 141MHz frequency which meets the real-time decoding requirement of HD1080i@60Hz video format. Our decoder also minimizes gate count, context memory size and power consumption for memory access to achieve this throughput.eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectCABAC-
dc.subjectContext-
dc.subjectLow power-
dc.subject카박-
dc.subject문맥인덱스-
dc.subject저전력-
dc.subjectCABAC-
dc.subjectContext-
dc.subjectLow power-
dc.subject카박-
dc.subject문맥인덱스-
dc.subject저전력-
dc.title(A) Low Cost CABAC Decoding Architecture with Pre-calculation of Context Index-
dc.title.alternative문맥인덱스 선계산을 이용한 저 전력 CABAC 디코딩 아키텍쳐-
dc.typeThesis(Master)-
dc.identifier.CNRN308795/325007 -
dc.description.department한국과학기술원 : 전기및전자공학전공, -
dc.identifier.uid020073088-
dc.contributor.localauthorKyung, Chong-Min-
dc.contributor.localauthor경종민-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0