(An) efficient crosstalk parameter extraction of high-speed on-chip interconnection lines초고속 칩 내 배선의 효율적인 누화 모델 추출방법에 관한 연구

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 478
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorKim, Joung-Ho-
dc.contributor.advisor김정호-
dc.contributor.authorSung, Myung-Hee-
dc.contributor.author성명희-
dc.date.accessioned2011-12-14T01:44:07Z-
dc.date.available2011-12-14T01:44:07Z-
dc.date.issued1999-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=150872&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/37183-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학과, 1999.2, [ v, 51 p. ]-
dc.description.abstractIn this paper, We firstly introduce a simplified and reliable approach for the extraction of the crosstalk model parameters of high-speed on-chip interconnection lines. The voltage coupling coefficient, the mutual capacitance and the mutual inductance can be easily extracted from the S-parameter measurement and reflection coefficient. In contrast to the previous extraction procedures of the crosstalk models, the suggested extraction procedure requires less on-wafer probing steps. Also the models can be easily applicable to the SPICE simulation. Especially the procedure is useful for the homogeneous guiding structures such as EM (Embedded Microstrip) and IEM (Inverted Embedding Microstrip) structures that are needed microstrip structures for the future high-speed on-chip interconnection lines. The validity of the extracted model was examined by comparing the SPICE simulation based on the extracted model parameters and the time-domain crosstalk pulse measurement using the TDR/T. The close agreement of the amplitude and the pulse shape was observed, indicating the preciseness of the extracted crosstalk model.eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectS-parameter-
dc.subjectCrosstalk-
dc.subjectTermination-
dc.subject종단-
dc.subject산란 인자-
dc.subject누화-
dc.title(An) efficient crosstalk parameter extraction of high-speed on-chip interconnection lines-
dc.title.alternative초고속 칩 내 배선의 효율적인 누화 모델 추출방법에 관한 연구-
dc.typeThesis(Master)-
dc.identifier.CNRN150872/325007-
dc.description.department한국과학기술원 : 전기및전자공학과, -
dc.identifier.uid000973335-
dc.contributor.localauthorKim, Joung-Ho-
dc.contributor.localauthor김정호-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0