Structured ASIC design methodology using selectively patterned masks선택적 부분 패터닝을 이용한 스트럭처드 ASIC 설계 방법
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.advisor | Shin, Young-Soo | - |
| dc.contributor.advisor | 신영수 | - |
| dc.contributor.author | Baek, Don-Kyu | - |
| dc.contributor.author | 백돈규 | - |
| dc.date.accessioned | 2011-12-14T01:37:42Z | - |
| dc.date.available | 2011-12-14T01:37:42Z | - |
| dc.date.issued | 2011 | - |
| dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=467870&flag=dissertation | - |
| dc.identifier.uri | http://hdl.handle.net/10203/36774 | - |
| dc.description | 학위논문(석사) - 한국과학기술원 : 전기 및 전자공학과, 2011.2, [ vi, 40 p. ] | - |
| dc.language | eng | - |
| dc.publisher | 한국과학기술원 | - |
| dc.subject | ASIC | - |
| dc.subject | structured ASIC | - |
| dc.subject | selectively patterned masks | - |
| dc.subject | 선택적 부분 패터닝 | - |
| dc.subject | ASIC | - |
| dc.subject | structured ASIC | - |
| dc.title | Structured ASIC design methodology using selectively patterned masks | - |
| dc.title.alternative | 선택적 부분 패터닝을 이용한 스트럭처드 ASIC 설계 방법 | - |
| dc.type | Thesis(Master) | - |
| dc.identifier.CNRN | 467870/325007 | - |
| dc.description.department | 한국과학기술원 : 전기 및 전자공학과, | - |
| dc.identifier.uid | 020093233 | - |
| dc.contributor.localauthor | Shin, Young-Soo | - |
| dc.contributor.localauthor | 신영수 | - |
- Appears in Collection
- EE-Theses_Master(석사논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.