Efficient motion estimation techniques and VLSI architectures for video compression동영상 압축을 위한 효율적인 움직임 추정 기법과 VLSI 구조에 관한 연구

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 338
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorHwang, Seung-Ho-
dc.contributor.advisor황승호-
dc.contributor.authorHan, Tae-Hee-
dc.contributor.author한태희-
dc.date.accessioned2011-12-14-
dc.date.available2011-12-14-
dc.date.issued1999-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=151008&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/36507-
dc.description학위논문(박사) - 한국과학기술원 : 전기및전자공학과, 1999, [ [xi], 113 p. ]-
dc.description.abstractMotion estimation is the most compressive step in the video sequence coding, while it requires the most computations. The block matching method has been adopted for the motion estimation in today``s popular video compression standard due to computational simplicity with favorable performance. Both on the algorithmic and architectural level, numerous efforts have been devoted for the cost-effective VLSI realization of the video compressor. In this dissertation, we discuss efficient block matching motion estimation techniques and cost-effective VLSI realization methods considering the trade-off between chip cost and performance demand. We develop a novel hierarchical-search block matching motion estimation algorithm which adaptively selects the initial search level based on the spatial complexity of the matching block. It relies on simple computations of pixel intensity variations in the current macroblock using spatial filters. We demonstrate its effectiveness in two aspects: the performance and the computational cost. A VLSI realization of this algorithm including a half-pel motion estimator and a motion compensation unit is also addressed. The proposed method is highly efficient in enhancing the ratio of the performance improvement to the computation cost. We present efficient VLSI architectures for the two types of array block matching processor. First, for the systolic array type, we develop a robust architecture which is capable of managing the variable size matching block and miscellaneous motion vector prediction modes of MPEG. For enhancing the computation speed and hardware resource utilization, the basic processing element is separated into two functional units: difference unit and accumulation unit. A fast accumulation tree composed of carry-save adders and an ACS (add-compare-select) style comparator are devised to further improve the hardware efficiency. We also develop an area-efficient processing element which is well suited to the search-loca...eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectVLSI architecture-
dc.subjectMotion estimation techniques-
dc.subjectVideo compression-
dc.subject동영상 압축-
dc.subject단순 복잡도-
dc.subject고성능-
dc.subjectVLSI 구조-
dc.subject움직임 추정 기법-
dc.titleEfficient motion estimation techniques and VLSI architectures for video compression-
dc.title.alternative동영상 압축을 위한 효율적인 움직임 추정 기법과 VLSI 구조에 관한 연구-
dc.typeThesis(Ph.D)-
dc.identifier.CNRN151008/325007-
dc.description.department한국과학기술원 : 전기및전자공학과, -
dc.identifier.uid000945475-
dc.contributor.localauthorHwang, Seung-Ho-
dc.contributor.localauthor황승호-
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0