(A) multi-transform architecture for H.264/AVC high-profile codersH.264/AVC 하이 프로파일 코더를 위한 다중 변환 아키텍처의 설계

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 659
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorKyung, Chong-Min-
dc.contributor.advisor경종민-
dc.contributor.authorHwangBo, Woong-
dc.contributor.author황보웅-
dc.date.accessioned2011-12-14-
dc.date.available2011-12-14-
dc.date.issued2010-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=418732&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/35566-
dc.description학위논문(박사) - 한국과학기술원 : 전기 및 전자공학과, 2010.2, [ viii, 70 p. ]-
dc.description.abstractThe state-of-the-art video coding standard H.264/AVC uses the transform coding to compress video data in spatial domain. Although its complexity isn’t quite high due to integer-based arithmetic, the throughput requirement comes to increase because the H.264/AVC encoder uses ABT(Adaptive Block-Size Transform) to improve encoding performance. For real-time processing of such transform coding, this thesis proposed a high-throughput, cost-effective implementation of six different integer transforms in the H.264/AVC high-profile coders, i.e., $4\times4$ forward, $4\times4$ inverse, forward Hadamard, inverse Hadamard, $8\times8$ forward, and $8\times8$ inverse transform, all integrated as a shared hardware. At first, the $4\times4$ multi-transform architecture which can process one of four $4\times4$ transform types within two clock cycles is proposed. The $4\times4$ transform matrices are regularized by using permutation, partitioned into $2\times2$ blocks, and factored for maximal hardware sharing between two different phases within each transform as well as among four different $4\times4$ transforms. Secondly, the multi-transform architecture which can process any type of six different transform types is proposed. By using two types of $4\times4$ transform matrices included in a $8\times8$ transform matrix, two different $8\times8$ transforms are both described as three steps and unified with minor modification. To improve throughput of the transform, two independent $4\times4$ transform blocks within the $8\times8$ transform block operate in parallel in the $4\times4$ transform mode, while the two-stage pipelined architecture is used in the $8\times8$ transform mode. Experimental results shows that the proposed transform has the same coding performance in terms of bitrate and PSNR as the transform in H.264/AVC reference software. Hardware implementation results show that the maximum operating frequency of the proposed multi-transform architecture is 200 MH...eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjecttransform-
dc.subjectDCT-
dc.subjectH.264/AVC-
dc.subjectHadamard-
dc.subject비디오코덱-
dc.subject정수변환-
dc.subject하다마드변환-
dc.subject이산코사인변환-
dc.subjectinteger transform-
dc.title(A) multi-transform architecture for H.264/AVC high-profile coders-
dc.title.alternativeH.264/AVC 하이 프로파일 코더를 위한 다중 변환 아키텍처의 설계-
dc.typeThesis(Ph.D)-
dc.identifier.CNRN418732/325007 -
dc.description.department한국과학기술원 : 전기 및 전자공학과, -
dc.identifier.uid020045306-
dc.contributor.localauthorKyung, Chong-Min-
dc.contributor.localauthor경종민-
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0