Novel strategies for low-voltage NAND flash memory with negative capacitance effect

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 2
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Giukko
dc.contributor.authorKim, Taehoko
dc.contributor.authorLee, Sanghoko
dc.contributor.authorHwang, Junghyeonko
dc.contributor.authorJung, Minhyunko
dc.contributor.authorAhn, Jinhoko
dc.contributor.authorJeon, Sanghunko
dc.date.accessioned2024-09-11T07:00:13Z-
dc.date.available2024-09-11T07:00:13Z-
dc.date.created2024-09-11-
dc.date.issued2024-05-
dc.identifier.citationJAPANESE JOURNAL OF APPLIED PHYSICS, v.63, no.5-
dc.identifier.issn0021-4922-
dc.identifier.urihttp://hdl.handle.net/10203/322899-
dc.description.abstractHere, we present a novel approach to employing a negative capacitance (NC) phenomenon in the blocking oxide of charge trap flash (CTF) memory. To achieve this, we developed an inversible mono-domain like ferroelectric (IMFE) film through high-pressure post-deposition annealing in a forming gas at 200 atm (FG-HPPDA). The FG-HPPDA process enables to form a uniform alignment of domains and facilitates invertible domain switching behavior in ferroelectrics, generating an internal field by the flexo-electric effect as well as interface-pinned polarization by chemical reaction. Subsequently, to stabilize the NC effect, we fabricated the IMFE/Al2O3 heterostructure, which exhibits an outstanding capacitance-boosting feature. Finally, we successfully demonstrate unprecedented CTF memory with the NC effect in a blocking oxide. Our unique CTF device shows the improved performance (maximum incremental-step-pulse-programming (ISPP) slope similar to 1.05) and a large MW (>8 V), attributed to the capacitance boosting by NC phenomenon.-
dc.languageEnglish-
dc.publisherIOP Publishing Ltd-
dc.titleNovel strategies for low-voltage NAND flash memory with negative capacitance effect-
dc.typeArticle-
dc.identifier.wosid001215219200001-
dc.identifier.scopusid2-s2.0-85192682798-
dc.type.rimsART-
dc.citation.volume63-
dc.citation.issue5-
dc.citation.publicationnameJAPANESE JOURNAL OF APPLIED PHYSICS-
dc.identifier.doi10.35848/1347-4065/ad3f23-
dc.contributor.localauthorJeon, Sanghun-
dc.contributor.nonIdAuthorKim, Taeho-
dc.contributor.nonIdAuthorHwang, Junghyeon-
dc.contributor.nonIdAuthorAhn, Jinho-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
dc.subject.keywordAuthornegative capacitance-
dc.subject.keywordAuthor3D NAND-
dc.subject.keywordAuthorcharge trap flash-
dc.subject.keywordAuthorlarge memory window-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0