A Fully Integrated, Domino-Like-Buffered Analog LDO Achieving –28dB Worst-Case Power-Supply Rejection Across the Frequency Spectrum from 10Hz to 1GHz with 50pF On-Chip Capacitance
- Publisher
- IEEE
- Issue Date
- 2024-02-18
- Language
- English
- Citation
2024 IEEE International Solid-State Circuits Conference (ISSCC), pp.456 - 457
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.