An Evaluation and Comparison of State-of-the-Art Flip-Flops for Low-Power Applications

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 75
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKang, Kyounghunko
dc.contributor.authorJung, Wanyeongko
dc.date.accessioned2023-12-01T02:01:27Z-
dc.date.available2023-12-01T02:01:27Z-
dc.date.created2023-12-01-
dc.date.created2023-12-01-
dc.date.issued2023-04-
dc.identifier.citationIDEC Journal of Integrated Circuits and Systems, v.9, no.2, pp.32 - 36-
dc.identifier.urihttp://hdl.handle.net/10203/315542-
dc.description.abstractFlip-Flop (FF) is the basic block of sequential digital circuits, which has a significant impact on the speed, power, and stability of digital systems. Reducing the power consumption of FFs is an attractive solution for attaining good energy efficiency of digital systems. However, the conventional TGFF (Transmission-gate flip-flop) consumes excessive dynamic power at clock inverters even though the data transition does not occur. To eliminate redundant clock transitions, some techniques are applied. This paper analyzes and compares recently published low-power FFs in 65 nm CMOS.-
dc.languageEnglish-
dc.publisher한국과학기술원 반도체설계교육센터-
dc.titleAn Evaluation and Comparison of State-of-the-Art Flip-Flops for Low-Power Applications-
dc.typeArticle-
dc.type.rimsART-
dc.citation.volume9-
dc.citation.issue2-
dc.citation.beginningpage32-
dc.citation.endingpage36-
dc.citation.publicationnameIDEC Journal of Integrated Circuits and Systems-
dc.identifier.doi10.23075/jicas.2023.9.2.006-
dc.identifier.kciidART002944344-
dc.contributor.localauthorJung, Wanyeong-
dc.description.isOpenAccessN-
dc.subject.keywordAuthorActivity ratio-
dc.subject.keywordAuthorFlip-Flop(FF)-
dc.subject.keywordAuthorLow power-
dc.subject.keywordAuthorRedundant transition free-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0