DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, SY | ko |
dc.contributor.author | Kim, H | ko |
dc.contributor.author | Park, In-Cheol | ko |
dc.date.accessioned | 2008-02-21T03:22:44Z | - |
dc.date.available | 2008-02-21T03:22:44Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2001-07 | - |
dc.identifier.citation | ELECTRONICS LETTERS, v.37, no.14, pp.925 - 926 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | http://hdl.handle.net/10203/3124 | - |
dc.description.abstract | To simplify the interconnection between processing elements and path metric memory banks in Viterbi decoders, a new path metric update scheme is proposed based on two techniques, named swapped state grouping and swapped computing. The proposed scheme leads to a simple interconnection consisting of 2 x 2 switches. | - |
dc.description.sponsorship | This work was supported in part by the Korea Science and Engineering Foundation through the MICROS Center at KAIST, Korea. | en |
dc.language | English | - |
dc.language.iso | en_US | en |
dc.publisher | IEE-INST ELEC ENG | - |
dc.title | Path metric memory management for minimising interconnections in Viterbi decoders | - |
dc.type | Article | - |
dc.identifier.wosid | 000169821800041 | - |
dc.identifier.scopusid | 2-s2.0-0035811651 | - |
dc.type.rims | ART | - |
dc.citation.volume | 37 | - |
dc.citation.issue | 14 | - |
dc.citation.beginningpage | 925 | - |
dc.citation.endingpage | 926 | - |
dc.citation.publicationname | ELECTRONICS LETTERS | - |
dc.embargo.liftdate | 9999-12-31 | - |
dc.embargo.terms | 9999-12-31 | - |
dc.contributor.localauthor | Park, In-Cheol | - |
dc.contributor.nonIdAuthor | Kim, SY | - |
dc.contributor.nonIdAuthor | Kim, H | - |
dc.type.journalArticle | Article | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.