DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Subin | ko |
dc.contributor.author | Cho, Kyungjun | ko |
dc.contributor.author | Park, Shinyoung | ko |
dc.contributor.author | Park, Hyunwook | ko |
dc.contributor.author | Kim, Seongguk | ko |
dc.contributor.author | Jeong, Seungtaek | ko |
dc.contributor.author | Son, Kyungjune | ko |
dc.contributor.author | Kim, Joungho | ko |
dc.date.accessioned | 2023-08-27T09:00:37Z | - |
dc.date.available | 2023-08-27T09:00:37Z | - |
dc.date.created | 2023-07-06 | - |
dc.date.created | 2023-07-06 | - |
dc.date.issued | 2019-12 | - |
dc.identifier.citation | 2019 Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2019 | - |
dc.identifier.issn | 2151-1225 | - |
dc.identifier.uri | http://hdl.handle.net/10203/311845 | - |
dc.description.abstract | Insatiable increase of power consumption of high performance computing, various types of workloads, and lowering supply voltage require a stable and rapidly responding power supply. Integrated voltage regulators (IVR) are considered and studied as a promising solution for the fine grain power supply. In this paper, we introduce an IVR on active interposer for high performance 2.5D/3D ICs and analyze the proposed IVR by comparison with off-chip and on-chip voltage regulators (VRs). The efficiency, transient response and power noise suppression effects of each VR are evaluated. By optimal design of 2-stage VR, the IVR scheme shows higher efficiency. As closer distance from VR to load, improved transient response and power noise suppression can be achieved. In addition, due to the integration of voltage regulator circuit on active interposer, the effective footprint of module with the proposed IVR is the smallest. | - |
dc.language | English | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Power integrity comparison of off-chip, on-interposer, on-chip voltage regulators in 2.5D/3D ICs | - |
dc.type | Conference | - |
dc.identifier.wosid | 000555483500023 | - |
dc.identifier.scopusid | 2-s2.0-85085023722 | - |
dc.type.rims | CONF | - |
dc.citation.publicationname | 2019 Electrical Design of Advanced Packaging and Systems Symposium, EDAPS 2019 | - |
dc.identifier.conferencecountry | CH | - |
dc.identifier.conferencelocation | Kaohsiung | - |
dc.identifier.doi | 10.1109/EDAPS47854.2019.9011662 | - |
dc.contributor.localauthor | Kim, Joungho | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.